krishnax12/t113-minimal-linux
Allwinner T113-S3 dual-Cortex-A7 SoC with integrated 128MB DDR3, multi-rail decoupling, 24MHz and 32.768kHz oscillators, filtering, and exposed test points.
- Version
- 0.1.1
- License
- unset
- Stars
- 0
scripts/power-routing-specs.json
{
"routes": [
{
"name": "PWR101_VIN",
"from": ".U101 > .pin4",
"to": ".C101 > .pin1",
"width": 0.5,
"path": [
{
"x": -43.05004,
"y": 6.5
},
{
"x": -42.1,
"y": 7.45
}
]
},
{
"name": "PWR101_SW",
"from": ".U101 > .pin3",
"to": ".L101 > .pin1",
"width": 0.6,
"path": [
{
"x": -42,
"y": 2.850904
}
]
},
{
"name": "PWR101_OUT_CAP",
"from": ".L101 > .pin2",
"to": ".C102 > .pin1",
"width": 0.8,
"path": [
{
"x": -35.4,
"y": 0.03750000000000009
}
]
},
{
"name": "PWR101_OUT_SHUNT",
"from": ".C102 > .pin1",
"to": ".R107 > .pin1",
"width": 0.8,
"path": [
{
"x": -35.4,
"y": 0.03750000000000009
},
{
"x": -35.4,
"y": 6.9375
}
]
},
{
"name": "PWR101_FB_IC",
"from": ".U101 > .pin6",
"to": ".R101 > .pin2",
"width": 0.2,
"path": [
{
"x": -46,
"y": 5.149096
},
{
"x": -46,
"y": 7.8
},
{
"x": -48,
"y": 7.8
}
]
},
{
"name": "PWR101_FB_DIV",
"from": ".R101 > .pin2",
"to": ".R102 > .pin1",
"width": 0.2,
"path": [
{
"x": -49.5,
"y": 6.825
},
{
"x": -49.5,
"y": 2.175
}
]
},
{
"name": "PWR101_KELVIN",
"from": ".R101 > .pin1",
"to": ".C102 > .pin1",
"width": 0.2,
"path": [
{
"x": -47,
"y": 5.175
},
{
"x": -47,
"y": 5.175,
"via": true,
"toLayer": "bottom"
},
{
"x": -47,
"y": 5.175
},
{
"x": -47.8,
"y": 4.375
},
{
"x": -47.8,
"y": -1.7000000000000002
},
{
"x": -35.55,
"y": -1.7000000000000002
},
{
"x": -34.9,
"y": -1.0499999999999998
},
{
"x": -34.9,
"y": -1.0499999999999998,
"via": true,
"toLayer": "top"
},
{
"x": -34.9,
"y": -1.0499999999999998
}
]
},
{
"name": "PWR101_GND_IC_A",
"from": ".U101 > .pin2",
"to": ".PV101_GND_IC_A > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR101_GND_IC_B",
"from": ".PV101_GND_IC_A > .top",
"to": ".PV101_GND_IC_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR101_GND_IN_A",
"from": ".C101 > .pin2",
"to": ".PV101_GND_IN_A > .top",
"width": 0.8,
"path": []
},
{
"name": "PWR101_GND_IN_B",
"from": ".PV101_GND_IN_A > .top",
"to": ".PV101_GND_IN_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR101_GND_OUT_A",
"from": ".C102 > .pin2",
"to": ".PV101_GND_OUT_A > .top",
"width": 0.8,
"path": []
},
{
"name": "PWR101_GND_OUT_B",
"from": ".PV101_GND_OUT_A > .top",
"to": ".PV101_GND_OUT_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR101_GND_FB",
"from": ".R102 > .pin2",
"to": ".PV101_GND_FB > .top",
"width": 0.3,
"path": []
},
{
"name": "PWR102_VIN",
"from": ".U102 > .pin4",
"to": ".C103 > .pin1",
"width": 0.5,
"path": [
{
"x": -43.05004,
"y": -9.5
},
{
"x": -42.1,
"y": -8.55
}
]
},
{
"name": "PWR102_SW",
"from": ".U102 > .pin3",
"to": ".L102 > .pin1",
"width": 0.6,
"path": [
{
"x": -42,
"y": -13.149096
}
]
},
{
"name": "PWR102_OUT_CAP",
"from": ".L102 > .pin2",
"to": ".C104 > .pin1",
"width": 0.8,
"path": [
{
"x": -35.4,
"y": -15.9625
}
]
},
{
"name": "PWR102_OUT_SHUNT",
"from": ".C104 > .pin1",
"to": ".R108 > .pin1",
"width": 0.8,
"path": [
{
"x": -35.4,
"y": -15.9625
},
{
"x": -35.4,
"y": -9.0625
}
]
},
{
"name": "PWR102_FB_IC",
"from": ".U102 > .pin6",
"to": ".R103 > .pin2",
"width": 0.2,
"path": [
{
"x": -46,
"y": -10.850904
},
{
"x": -46,
"y": -8.2
},
{
"x": -48,
"y": -8.2
}
]
},
{
"name": "PWR102_FB_DIV",
"from": ".R103 > .pin2",
"to": ".R104 > .pin1",
"width": 0.2,
"path": [
{
"x": -49.5,
"y": -9.175
},
{
"x": -49.5,
"y": -13.825
}
]
},
{
"name": "PWR102_KELVIN",
"from": ".R103 > .pin1",
"to": ".C104 > .pin1",
"width": 0.2,
"path": [
{
"x": -47,
"y": -10.825
},
{
"x": -47,
"y": -10.825,
"via": true,
"toLayer": "bottom"
},
{
"x": -47,
"y": -10.825
},
{
"x": -47.8,
"y": -11.625
},
{
"x": -47.8,
"y": -17.7
},
{
"x": -35.55,
"y": -17.7
},
{
"x": -34.9,
"y": -17.05
},
{
"x": -34.9,
"y": -17.05,
"via": true,
"toLayer": "top"
},
{
"x": -34.9,
"y": -17.05
}
]
},
{
"name": "PWR102_GND_IC_A",
"from": ".U102 > .pin2",
"to": ".PV102_GND_IC_A > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR102_GND_IC_B",
"from": ".PV102_GND_IC_A > .top",
"to": ".PV102_GND_IC_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR102_GND_IN_A",
"from": ".C103 > .pin2",
"to": ".PV102_GND_IN_A > .top",
"width": 0.8,
"path": []
},
{
"name": "PWR102_GND_IN_B",
"from": ".PV102_GND_IN_A > .top",
"to": ".PV102_GND_IN_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR102_GND_OUT_A",
"from": ".C104 > .pin2",
"to": ".PV102_GND_OUT_A > .top",
"width": 0.8,
"path": []
},
{
"name": "PWR102_GND_OUT_B",
"from": ".PV102_GND_OUT_A > .top",
"to": ".PV102_GND_OUT_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR102_GND_FB",
"from": ".R104 > .pin2",
"to": ".PV102_GND_FB > .top",
"width": 0.3,
"path": []
},
{
"name": "PWR103_VIN",
"from": ".U103 > .pin4",
"to": ".C105 > .pin1",
"width": 0.5,
"path": [
{
"x": -43.05004,
"y": -25.5
},
{
"x": -42.1,
"y": -24.55
}
]
},
{
"name": "PWR103_SW",
"from": ".U103 > .pin3",
"to": ".L103 > .pin1",
"width": 0.6,
"path": [
{
"x": -42,
"y": -29.149096
}
]
},
{
"name": "PWR103_OUT_CAP",
"from": ".L103 > .pin2",
"to": ".C106 > .pin1",
"width": 0.8,
"path": [
{
"x": -35.4,
"y": -31.9625
}
]
},
{
"name": "PWR103_FB_IC",
"from": ".U103 > .pin6",
"to": ".R105 > .pin2",
"width": 0.2,
"path": [
{
"x": -46,
"y": -26.850904
},
{
"x": -46,
"y": -24.2
},
{
"x": -48,
"y": -24.2
}
]
},
{
"name": "PWR103_FB_DIV",
"from": ".R105 > .pin2",
"to": ".R106 > .pin1",
"width": 0.2,
"path": [
{
"x": -49.5,
"y": -25.175
},
{
"x": -49.5,
"y": -29.825
}
]
},
{
"name": "PWR103_KELVIN",
"from": ".R105 > .pin1",
"to": ".C106 > .pin1",
"width": 0.2,
"path": [
{
"x": -47,
"y": -26.825
},
{
"x": -47,
"y": -26.825,
"via": true,
"toLayer": "bottom"
},
{
"x": -47,
"y": -26.825
},
{
"x": -47.8,
"y": -27.625
},
{
"x": -47.8,
"y": -33.7
},
{
"x": -35.55,
"y": -33.7
},
{
"x": -34.9,
"y": -33.05
},
{
"x": -34.9,
"y": -33.05,
"via": true,
"toLayer": "top"
},
{
"x": -34.9,
"y": -33.05
}
]
},
{
"name": "PWR103_GND_IC_A",
"from": ".U103 > .pin2",
"to": ".PV103_GND_IC_A > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR103_GND_IC_B",
"from": ".PV103_GND_IC_A > .top",
"to": ".PV103_GND_IC_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR103_GND_IN_A",
"from": ".C105 > .pin2",
"to": ".PV103_GND_IN_A > .top",
"width": 0.8,
"path": []
},
{
"name": "PWR103_GND_IN_B",
"from": ".PV103_GND_IN_A > .top",
"to": ".PV103_GND_IN_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR103_GND_OUT_A",
"from": ".C106 > .pin2",
"to": ".PV103_GND_OUT_A > .top",
"width": 0.8,
"path": []
},
{
"name": "PWR103_GND_OUT_B",
"from": ".PV103_GND_OUT_A > .top",
"to": ".PV103_GND_OUT_B > .top",
"width": 0.5,
"path": []
},
{
"name": "PWR103_GND_FB",
"from": ".R106 > .pin2",
"to": ".PV103_GND_FB > .top",
"width": 0.3,
"path": []
},
{
"name": "PV_CORE_SOURCE_CONNECT_TOP",
"from": ".PV_CORE_SOURCE_A > .top",
"to": ".PV_CORE_SOURCE_B > .top",
"width": 0.6,
"path": []
},
{
"name": "PV_CORE_SOURCE_CONNECT_BOTTOM",
"from": ".PV_CORE_SOURCE_A > .bottom",
"to": ".PV_CORE_SOURCE_B > .bottom",
"width": 0.6,
"path": []
},
{
"name": "PV_CORE_LOAD_CONNECT_TOP",
"from": ".PV_CORE_LOAD_A > .top",
"to": ".PV_CORE_LOAD_B > .top",
"width": 0.6,
"path": []
},
{
"name": "PV_CORE_LOAD_CONNECT_BOTTOM",
"from": ".PV_CORE_LOAD_A > .bottom",
"to": ".PV_CORE_LOAD_B > .bottom",
"width": 0.6,
"path": []
},
{
"name": "PWR_CORE_MAIN",
"from": ".R108 > .pin2",
"to": ".C_CORE_BULK > .pin1",
"width": 1.2,
"path": [
{
"x": -30.8,
"y": -9
},
{
"x": -30.8,
"y": -9,
"via": true,
"toLayer": "bottom"
},
{
"x": -30.8,
"y": -9
},
{
"x": -29,
"y": -7.2
},
{
"x": -16.7,
"y": -7.2
},
{
"x": -14.5,
"y": -5
},
{
"x": -14.5,
"y": -5,
"via": true,
"toLayer": "top"
},
{
"x": -14.5,
"y": -5
}
]
},
{
"name": "PV_DDR_SOURCE_CONNECT_TOP",
"from": ".PV_DDR_SOURCE_A > .top",
"to": ".PV_DDR_SOURCE_B > .top",
"width": 0.6,
"path": []
},
{
"name": "PV_DDR_SOURCE_CONNECT_BOTTOM",
"from": ".PV_DDR_SOURCE_A > .bottom",
"to": ".PV_DDR_SOURCE_B > .bottom",
"width": 0.6,
"path": []
},
{
"name": "PV_DDR_LOAD_CONNECT_TOP",
"from": ".PV_DDR_LOAD_A > .top",
"to": ".PV_DDR_LOAD_B > .top",
"width": 0.6,
"path": []
},
{
"name": "PV_DDR_LOAD_CONNECT_BOTTOM",
"from": ".PV_DDR_LOAD_A > .bottom",
"to": ".PV_DDR_LOAD_B > .bottom",
"width": 0.6,
"path": []
},
{
"name": "PWR_DDR_MAIN",
"from": ".C106 > .pin1",
"to": ".C_DRAM_BULK > .pin1",
"width": 1,
"path": [
{
"x": -31.6,
"y": -32
},
{
"x": -31.6,
"y": -32,
"via": true,
"toLayer": "bottom"
},
{
"x": -31.6,
"y": -32
},
{
"x": -21.6,
"y": -22
},
{
"x": 12,
"y": -22
},
{
"x": 14,
"y": -20
},
{
"x": 14,
"y": -3.0625
},
{
"x": 12.0875,
"y": -1.15
},
{
"x": 12.0875,
"y": -1.15,
"via": true,
"toLayer": "top"
},
{
"x": 12.0875,
"y": -1.15
}
]
},
{
"name": "PWR_3V3_PLANE_FEED",
"from": ".R107 > .pin2",
"to": ".PV3V3_SOURCE_A > .top",
"width": 0.8,
"path": []
},
{
"name": "PWR_3V3_VIA_BRIDGE",
"from": ".PV3V3_SOURCE_A > .top",
"to": ".PV3V3_SOURCE_B > .top",
"width": 0.8,
"path": []
}
],
"groundVias": [
{
"name": "PV101_GND_IC_A",
"x": -44,
"y": 1.5,
"from": ".U101 > .pin2"
},
{
"name": "PV101_GND_IC_B",
"x": -44.85,
"y": 1.5,
"from": ".PV101_GND_IC_A > .top"
},
{
"name": "PV101_GND_IN_A",
"x": -41.5,
"y": 10.6,
"from": ".C101 > .pin2"
},
{
"name": "PV101_GND_IN_B",
"x": -42.35,
"y": 10.6,
"from": ".PV101_GND_IN_A > .top"
},
{
"name": "PV101_GND_OUT_A",
"x": -31.8,
"y": 2.9625,
"from": ".C102 > .pin2"
},
{
"name": "PV101_GND_OUT_B",
"x": -31.8,
"y": 3.8125,
"from": ".PV101_GND_OUT_A > .top"
},
{
"name": "PV101_GND_FB",
"x": -46.9,
"y": 3.825,
"from": ".R102 > .pin2"
},
{
"name": "PV102_GND_IC_A",
"x": -44,
"y": -14.5,
"from": ".U102 > .pin2"
},
{
"name": "PV102_GND_IC_B",
"x": -44.85,
"y": -14.5,
"from": ".PV102_GND_IC_A > .top"
},
{
"name": "PV102_GND_IN_A",
"x": -41.5,
"y": -5.4,
"from": ".C103 > .pin2"
},
{
"name": "PV102_GND_IN_B",
"x": -42.35,
"y": -5.4,
"from": ".PV102_GND_IN_A > .top"
},
{
"name": "PV102_GND_OUT_A",
"x": -31.8,
"y": -13.0375,
"from": ".C104 > .pin2"
},
{
"name": "PV102_GND_OUT_B",
"x": -31.8,
"y": -12.1875,
"from": ".PV102_GND_OUT_A > .top"
},
{
"name": "PV102_GND_FB",
"x": -46.9,
"y": -12.175,
"from": ".R104 > .pin2"
},
{
"name": "PV103_GND_IC_A",
"x": -44,
"y": -30.5,
"from": ".U103 > .pin2"
},
{
"name": "PV103_GND_IC_B",
"x": -44.85,
"y": -30.5,
"from": ".PV103_GND_IC_A > .top"
},
{
"name": "PV103_GND_IN_A",
"x": -41.5,
"y": -21.4,
"from": ".C105 > .pin2"
},
{
"name": "PV103_GND_IN_B",
"x": -42.35,
"y": -21.4,
"from": ".PV103_GND_IN_A > .top"
},
{
"name": "PV103_GND_OUT_A",
"x": -31.8,
"y": -29.0375,
"from": ".C106 > .pin2"
},
{
"name": "PV103_GND_OUT_B",
"x": -31.8,
"y": -28.1875,
"from": ".PV103_GND_OUT_A > .top"
},
{
"name": "PV103_GND_FB",
"x": -46.9,
"y": -28.175,
"from": ".R106 > .pin2"
}
],
"powerVias": [
{
"name": "PV_CORE_SOURCE_A",
"from": ".R108 > .pin2",
"x": -30.8,
"y": -9,
"implicit": true
},
{
"name": "PV_CORE_SOURCE_B",
"from": ".R108 > .pin2",
"x": -29.9,
"y": -9,
"implicit": false
},
{
"name": "PV_CORE_LOAD_A",
"from": ".C_CORE_BULK > .pin1",
"x": -14.5,
"y": -5,
"implicit": true
},
{
"name": "PV_CORE_LOAD_B",
"from": ".C_CORE_BULK > .pin1",
"x": -14.5,
"y": -5.9,
"implicit": false
},
{
"name": "PV_DDR_SOURCE_A",
"from": ".C106 > .pin1",
"x": -31.6,
"y": -32,
"implicit": true
},
{
"name": "PV_DDR_SOURCE_B",
"from": ".C106 > .pin1",
"x": -30.7,
"y": -32,
"implicit": false
},
{
"name": "PV_DDR_LOAD_A",
"from": ".C_DRAM_BULK > .pin1",
"x": 12.0875,
"y": -1.15,
"implicit": true
},
{
"name": "PV_DDR_LOAD_B",
"from": ".C_DRAM_BULK > .pin1",
"x": 13,
"y": -1.15,
"implicit": false
},
{
"name": "PV3V3_SOURCE_A",
"from": ".R107 > .pin2",
"x": -30.8,
"y": 7
},
{
"name": "PV3V3_SOURCE_B",
"from": ".R107 > .pin2",
"x": -29.9,
"y": 7
}
],
"extraPositions": {
"C_CORE_BULK": {
"x": -12,
"y": -5,
"rotation": 0
},
"C_DRAM_BULK": {
"x": 13,
"y": 0,
"rotation": 0
}
}
}
Related Packages
More from this authorkrishnax12/watchy-eink-smartwatchUnfinished prototype (not production-ready): 4 native DRC errors, 2 display-flex intersections, and missing antenna radiator copper remain
Similar packageliammcg/BayFinder_V1_REVC_ESP32_CARRIERThis design implements a control PCB assembly featuring multiple headers (J1–J4) for ESP32-S3 module connection, integrated USB Type-B and A connectors (J5, J6) for power and data, a protected 5V power circuitry with fuses and TVS diode, an onboard SSD1306 OLED display (J8), and mechanical DIN-rail mounting holes, all interconnected with signal traces, ground pours, and test points.
Discover something newShiboSoftwareDev/muse-aipi-lite-replacementA four-layer ESP32-S3 carrier board with USB‑C 5V input, AMS1117 3.3V regulation, FFC display/interface connector, status LED, reset/boot/user buttons, decoupling passives, test points, and ground/power planes.