0hmX/am3352
This code suite comprises TypeScript scripts that analyze, verify, and assemble complex DDR memory interface hardware, focusing on physical routing, via and pad placement, electrical clearance, and physical constraints, often involving precise geometric calculations and consistent provenance tracking.
- Version
- 1.0.5
- License
- unset
- Stars
- 0
Files in (root)/scripts
- fixtures
- adopt-ddr-current-e3.ts
- anchor-ddr-host-endpoints.ts
- assemble-ddr-clock-e7.ts
- assemble-ddr-current-tuning.ts
- assemble-ddr-d10-connected.ts
- assemble-ddr-d11-on-latest.ts
- assemble-ddr-d14-connected.ts
- assemble-ddr-d3-connected.ts
- assemble-ddr-d8-connected.ts
- assemble-ddr-d9-connected.ts
- assemble-ddr-dm1-connected.ts
- assemble-ddr-dm1-timing.ts
- assemble-ddr-dq0-timing.ts
- assemble-ddr-dq1-connected.ts
- assemble-ddr-dq1-timing.ts
- assemble-ddr-dq2-dq6.ts
- assemble-ddr-dq3-timing.ts
- assemble-ddr-dq5-dm1.ts
- assemble-ddr-dqs1-shorter.ts
- assemble-ddr-facing-exit.ts
- assemble-ddr-facing-progress.ts
- assemble-ddr-fourteen-data.ts
- assemble-ddr-fourteen-shorter-strobes.ts
- assemble-ddr-shorter-strobes.ts
- assemble-ddr-support-current.ts
- assemble-ddr-supported-candidate.ts
- assess-ddr-c1-outward-launch.ts
- assess-ddr-f8-opposite-launch.ts
- assess-ddr-ram0-c1-alternate-landings.ts
- audit-current-ram-adapter-compatibility.ts
- audit-ddr-90-placement.ts
- audit-ddr-current-byte-budgets.ts
- audit-ddr-current-cache-envelopes.ts
- audit-ddr-d3-return-transition.ts
- audit-ddr-dqlm.ts
- audit-ddr-e3-cache-envelopes.ts
- audit-ddr-global-power-launches.ts
- audit-ddr-host-fixed-contacts.ts
- audit-ddr-host-reference-coverage.ts
- audit-ddr-host-self-contacts.ts
- audit-ddr-local-escape-contacts.ts
- audit-ddr-ram-power-drops.ts
- audit-ddr-reduced-spacing.ts
- audit-ddr-remaining-shared-vias.ts
- audit-ddr-right-exit-budget.ts
- audit-ddr-swap-projected-tail.ts
- audit-ddr-trunk-directions.ts
- build.tsx
- capture-ddr-system.tsx
- check-capacitor-orientation.tsx
- check-ddr-capture-copper.ts
- check-ddr-facing-feasibility.ts
- check-ddr-host-router.ts
- check-ddr-host-solver.ts
- check-ddr-host.tsx
- check-ddr-integration-render.tsx
- check-ddr-integration.ts
- check-ddr-rendered.ts
- check-ddr-system-copper.ts
- check-ddr.ts
- check-fixed-envelope.ts
- check-placement.mjs
- check-preview-pours.ts
- check-profile-junctions.ts
- check-reference-planes.ts
- check-reuse.tsx
- check-route-angles.ts
- check-supply-decoupling.ts
- coalesce-fixed-vias.ts
- compact-fanout.ts
- compensate-ddr-clock-e7-host.ts
- connect-ddr-zq-ground.ts
- ddr-capture-provenance.ts
- ddr-composite-routing-context.ts
- ddr-copper-check.ts
- ddr-current-trunk-contract.ts
- ddr-facing-context.ts
- ddr-facing-via-continuation.ts
- ddr-ground-plane-antipads.ts
- ddr-interface-completeness.ts
- ddr-memory-cache-board-comparison.ts
- ddr-plane-contact-audit.ts
- ddr-retained-via-route.ts
- ddr-spacing-intervals.ts
- ddr-support-routing-context.ts
- ddr-terminal-copper-obstacles.ts
- ddr-verified-seed.ts
- diagnose-ddr-d14-transition.ts
- diagnose-ddr-facing-exit.ts
- diagnose-ddr-router.ts
- diagnose-ddr-stage-copper.ts
- document-ddr-cpu-layer-swap.ts
- document-ddr-d11-host-proposal.ts
- document-ddr-dq2-ram-side-replacement.ts
- document-exits.ts
- experiment-ddr-clock-e7-local.ts
- experiment-ddr-cpu-d11-d13-swap.ts
- experiment-ddr-d3-merged-antipad.ts
- experiment-ddr-e2-via-relocation.ts
- experiment-ddr-f8-via-relocation.ts
- export-ddr-codesign-replacements.ts
- export-ddr-d11-facing-cache.ts
- export-ddr-d13-facing-cache.ts
- export-ddr-d14-facing-cache.ts
- export-ddr-d9-facing-cache.ts
- export-ddr-dm1-facing-cache.ts
- export-ddr-dq1-facing-cache.ts
- export-ddr-ordered-facing-cache.ts
- finalize-ddr-evidence-metadata.ts
- finalize-ddr-f8-power.ts
- generate-ddr-directions.ts
- generate-ddr-memory-board-profiles.ts
- generate-ddr.ts
- generate-fixed-cap-elbows.ts
- generate.ts
- import-ddr-host-capture.ts
- improve-ddr-a9-power-launches.ts
- improve-ddr-b9-shared-power-launches.ts
- improve-ddr-d9-ground-launches.ts
- measure-ddr-clock-plane-webs.ts
- merge-ddr-d3-partial-timing.ts
- merge-ddr-f8-power-void.ts
- merge-ddr-signal-antipads.ts
- normalize-ddr-capture.ts
- normalize-ddr-host-routes.ts
- plan-ddr-current-c1-power.ts
- plan-ddr-d1-freed-via.ts
- plan-ddr-d11-facing-exit.ts
- plan-ddr-d13-cpu-facing-exit.ts
- plan-ddr-d13-facing-exit.ts
- plan-ddr-d14-facing-exit.ts
- plan-ddr-d3-actual-transition.ts
- plan-ddr-d3-inner2-exit.ts
- plan-ddr-d3-ordered-exit.ts
- plan-ddr-d5-facing-exit.ts
- plan-ddr-d9-facing-exit.ts
- plan-ddr-data-transition.ts
- plan-ddr-dm0-aligned-around-f8.ts
- plan-ddr-dm0-around-f8.ts
- plan-ddr-dm0-middle-around-f8.ts
- plan-ddr-dm1-facing-exit.ts
- plan-ddr-dq1-facing-exit.ts
- plan-ddr-dq4-near-cpu-transition.ts
- plan-ddr-facing-byte-bus.ts
- plan-ddr-facing-composite-exit.ts
- plan-ddr-facing-ram-exit.ts
- plan-ddr-global-planes.ts
- plan-ddr-ram-decoupling.ts
- plan-ddr-ram-power-drops.ts
- plan-ddr-ram-power-via-reuse.ts
- plan-ddr-ram0-d1-codesign.ts
- plan-ddr-ram1-d1-codesign.ts
- plan-ddr-winding-transition.ts
- preflight-ddr-current-clock.ts
- prepare-ddr-accepted-host-parent.ts
- prepare-ddr-d13-host-parent.ts
- prepare-ddr-d14-checked-transition.ts
- prepare-ddr-d9-host-parent.ts
- prepare-ddr-dq2-after-dq6.ts
- prepare-ddr-dq4-after-dq2.ts
- prepare-ddr-f8-ram1-power.ts
- prepare-ddr-host-corridors.ts
- prepare-ddr-host-signal-projection.ts
- prepare-ddr-trunk-order-variants.ts
- prepare-ddr-zq-resistors.tsx
- prepare-input.ts
- preview-cap-placement.ts
- qualify-ddr-clock-planes-current.ts
- qualify-ddr-ram0-alternate-c1-power.ts
- qualify-ddr-ram1-power-codesign.ts
- rebase-ddr-cpu-swap-latest.ts
- rebase-ddr-d11-facing.ts
- rebind-ddr-support-parent.ts
- refresh-ddr-current-metadata.ts
- refresh-fixed-copper.ts
- render-ddr-current-board.ts
- render-ddr-global-planes.ts
- render-ddr-system-progress.ts
- render-ddr.ts
- render-exit-directions.ts
- render.tsx
- repair-ddr-cpu-supply-junction.ts
- repair-ddr-inherited-plane-webs.ts
- repair-ddr-joint-reference-void.ts
- replace-ddr-host-route.ts
- retire-ddr-host-for-codesign.ts
- retry-ddr-dq2-shorter.ts
- retry-ddr-dq6-after-inner6-dq1.ts
- retune-ddr-dm1.ts
- retune-ddr-dq0.ts
- retune-ddr-dq1.ts
- retune-ddr-dq2.ts
- retune-ddr-dq3.ts
- retune-ddr-dq4-current.ts
- retune-ddr-dq4-ordered-mask.ts
- retune-ddr-dq5-current.ts
- retune-ddr-dq6.ts
- retune-ddr-dq7-ordered-mask.ts
- route-ddr-composite-host.ts
- route-ddr-current-same-layer.ts
- route-ddr-d1-freed-via.ts
- route-ddr-d11-facing-host.ts
- route-ddr-d3-actual-transition.ts
- route-ddr-dm1-facing-host.ts
- route-ddr-dq5-inner6-host.ts
- route-ddr-e9-via-reuse.ts
- route-ddr-facing-host.ts
- route-ddr-ram0-dq2-dq6-power.ts
- route-ddr-ram1-power-codesign.ts
- route-ddr-sequential.ts
- route-ddr-system-worker.ts
- route-ddr-system.ts
- route-ddr-transition.ts
- route-ddr-winding.ts
- sanitize-ddr-port-identities.ts
- save-trace-paths.ts
- shorten-ddr-address-escapes.ts
- shorten-ddr-dqs0.ts
- shorten-ddr-dqs1.ts
- standardize-ddr-host-width.ts
- transplant-ddr-d3-escape.ts
- transplant-ddr-dq5-after-dq4.ts
- tune-ddr-data-mask.ts
- tune-ddr-dqs.ts
- validate-ddr-profiles.ts
- validate.ts
Related Packages
More from this author0hmX/am62l-lpddr4-cleanThis code defines the hardware connections and routing logic for a DDR memory interface, specifying physical signal mappings between the system-on-chip (SoC) and DDR memory components, including connections for data, address, clock, reset, and power/ground balls.
Similar packageseveibar/adm6-breakoutThis code defines PCB designs featuring a 60-pin fanout or direct routing layout with multiple signal and power layers, test pads, and component footprints for a high-density electronic breakout board.
Discover something newShiboSoftwareDev/mspm0g3507-usb-c-dev-boardThe circuit assembles a USB-C port with integrated ESD protection, power regulation, UART interface, and microcontroller (MSPM0G3507) with supporting components for USB data lines, CC termination, I2C, SPI, reset circuitry, and indicator LEDs.