0hmX/am3352-ddr-track-a-local-dfm-wip-20261007
Experimental RJ45-corrected board with isolated PG indication. 1005/1005 source joins pass; 15 expanded-guard physical errors, sourcing and qualification gates remain. Not fabrication-ready.
- Version
- 0.0.14
- License
- unset
- Stars
- 0
layout/CloudCorePowerRoutes.tsx
// Native world-frame supply routes with pad-centered filled/capped-via assumptions.
export const vias = [
{
"net": "VDD_CORE",
"selector": ".Processor > .U1 > .G6",
"x": -2,
"y": -2.8000000000000003,
"layer": "top",
"shape": "circle",
"radius": 0.2,
"padId": "pcb_smtpad_96",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_13"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .U1 > .K6",
"x": 0.4,
"y": -2.8000000000000003,
"layer": "top",
"shape": "circle",
"radius": 0.2,
"padId": "pcb_smtpad_99",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_14"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .U1 > .L8",
"x": 1.2000000000000002,
"y": -1.2000000000000002,
"layer": "top",
"shape": "circle",
"radius": 0.2,
"padId": "pcb_smtpad_136",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_20"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .U1 > .N9",
"x": 2.8000000000000003,
"y": -0.4,
"layer": "top",
"shape": "circle",
"radius": 0.2,
"padId": "pcb_smtpad_156",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_21"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .U1 > .L9",
"x": 1.2000000000000002,
"y": -0.4,
"layer": "top",
"shape": "circle",
"radius": 0.2,
"padId": "pcb_smtpad_154",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_22"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .U1 > .N12",
"x": 2.8000000000000003,
"y": 2,
"layer": "top",
"shape": "circle",
"radius": 0.2,
"padId": "pcb_smtpad_210",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_26"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .U1 > .K12",
"x": 0.4,
"y": 2,
"layer": "top",
"shape": "circle",
"radius": 0.2,
"padId": "pcb_smtpad_207",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_28"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .C_VDD_CORE_0 > .pin1",
"x": -3.74,
"y": 6,
"layer": "bottom",
"shape": "rect",
"width": 0.54,
"height": 0.64,
"padId": "pcb_smtpad_326",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_132"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .C_VDD_CORE_1 > .pin1",
"x": -1.74,
"y": 6,
"layer": "bottom",
"shape": "rect",
"width": 0.54,
"height": 0.64,
"padId": "pcb_smtpad_328",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_133"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .C_VDD_CORE_2 > .pin1",
"x": 1.51,
"y": 4,
"layer": "bottom",
"shape": "rect",
"width": 0.54,
"height": 0.64,
"padId": "pcb_smtpad_330",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_134"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .C_VDD_CORE_3 > .pin1",
"x": 4.01,
"y": 6.03,
"layer": "bottom",
"shape": "rect",
"width": 0.54,
"height": 0.64,
"padId": "pcb_smtpad_332",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_135"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .C_VDD_CORE_5 > .pin1",
"x": 6.51,
"y": 5.5,
"layer": "bottom",
"shape": "rect",
"width": 0.54,
"height": 0.64,
"padId": "pcb_smtpad_336",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_137"
},
{
"net": "VDD_CORE",
"selector": ".Processor > .C_VDD_CORE_6 > .pin1",
"x": 9.01,
"y": 5.75,
"layer": "bottom",
"shape": "rect",
"width": 0.54,
"height": 0.64,
"padId": "pcb_smtpad_338",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_138"
},
{
"net": "VDD_CORE",
"selector": ".Power_management > .U_PMIC > .47",
"x": 19.2,
"y": 0.9375,
"layer": "top",
"shape": "rect",
"width": 0.2,
"height": 0.825,
"padId": "pcb_smtpad_674",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_140"
},
{
"net": "VDD_CORE",
"selector": ".Power_management > .L_PWR1 > .pin2",
"x": 14.7,
"y": 8.735,
"layer": "top",
"shape": "rect",
"width": 3.4,
"height": 0.98,
"padId": "pcb_smtpad_678",
"toLayer": "inner5",
"viaName": "CLOUD_PWR_PAD_141"
},
{
"net": "VDD_CORE",
"selector": ".Power_management > .C_PWR7_B > .pin1",
"x": 17,
"y": 11.05,
"layer": "top",
"shape": "rect",
"width": 2.7,
"height": 1.15,
"padId": "pcb_smtpad_697",
"toLayer": "inner5",
"viaName": "CLOUD_CORE_C7B"
}
] as const
export const routes = [
{
"name": "CLOUD_VDD_CORE_0",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .F6",
"to": ".Processor > .U1 > .G6",
"width": 0.3,
"layer": "top",
"points": [
[
-2.8000000000000003,
-2.8000000000000003
],
[
-2,
-2.8000000000000003
]
]
},
{
"name": "CLOUD_VDD_CORE_1",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .F6",
"to": ".Processor > .U1 > .F7",
"width": 0.3,
"layer": "top",
"points": [
[
-2.8000000000000003,
-2.8000000000000003
],
[
-2.8000000000000003,
-2
]
]
},
{
"name": "CLOUD_VDD_CORE_2",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .G6",
"to": ".Processor > .U1 > .G7",
"width": 0.3,
"layer": "top",
"points": [
[
-2,
-2.8000000000000003
],
[
-2,
-2
]
]
},
{
"name": "CLOUD_VDD_CORE_3",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_13.inner5",
"to": "CLOUD_PWR_PAD_14.inner5",
"width": 0.3,
"layer": "inner5",
"points": [
[
-2,
-2.8000000000000003
],
[
0.4,
-2.8000000000000003
]
]
},
{
"name": "CLOUD_VDD_CORE_4",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .K6",
"to": ".Processor > .U1 > .L6",
"width": 0.3,
"layer": "top",
"points": [
[
0.4,
-2.8000000000000003
],
[
1.2000000000000002,
-2.8000000000000003
]
]
},
{
"name": "CLOUD_VDD_CORE_5",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .L6",
"to": ".Processor > .U1 > .L7",
"width": 0.3,
"layer": "top",
"points": [
[
1.2000000000000002,
-2.8000000000000003
],
[
1.2000000000000002,
-2
]
]
},
{
"name": "CLOUD_VDD_CORE_6",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .L7",
"to": ".Processor > .U1 > .L8",
"width": 0.3,
"layer": "top",
"points": [
[
1.2000000000000002,
-2
],
[
1.2000000000000002,
-1.2000000000000002
]
]
},
{
"name": "CLOUD_VDD_CORE_7",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .L8",
"to": ".Processor > .U1 > .K8",
"width": 0.3,
"layer": "top",
"points": [
[
1.2000000000000002,
-1.2000000000000002
],
[
0.4,
-1.2000000000000002
]
]
},
{
"name": "CLOUD_VDD_CORE_8",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .L8",
"to": ".Processor > .U1 > .L9",
"width": 0.3,
"layer": "top",
"points": [
[
1.2000000000000002,
-1.2000000000000002
],
[
1.2000000000000002,
-0.4
]
]
},
{
"name": "CLOUD_VDD_CORE_9",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_20.inner5",
"to": "CLOUD_PWR_PAD_21.inner5",
"width": 0.3,
"layer": "inner5",
"points": [
[
1.2000000000000002,
-1.2000000000000002
],
[
2.8000000000000003,
-0.4
]
]
},
{
"name": "CLOUD_VDD_CORE_10",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .N8",
"to": ".Processor > .U1 > .N9",
"width": 0.3,
"layer": "top",
"points": [
[
2.8000000000000003,
-1.2000000000000002
],
[
2.8000000000000003,
-0.4
]
]
},
{
"name": "CLOUD_VDD_CORE_11",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_22.inner5",
"to": "CLOUD_PWR_PAD_26.inner5",
"width": 0.3,
"layer": "inner5",
"points": [
[
1.2000000000000002,
-0.4
],
[
2.8000000000000003,
2
]
]
},
{
"name": "CLOUD_VDD_CORE_12",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .M11",
"to": ".Processor > .U1 > .N12",
"width": 0.3,
"layer": "top",
"points": [
[
2,
1.2000000000000002
],
[
2.8000000000000003,
2
]
]
},
{
"name": "CLOUD_VDD_CORE_13",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .N12",
"to": ".Processor > .U1 > .N13",
"width": 0.3,
"layer": "top",
"points": [
[
2.8000000000000003,
2
],
[
2.8000000000000003,
2.8000000000000003
]
]
},
{
"name": "CLOUD_VDD_CORE_14",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .N13",
"to": ".Processor > .U1 > .M13",
"width": 0.3,
"layer": "top",
"points": [
[
2.8000000000000003,
2.8000000000000003
],
[
2,
2.8000000000000003
]
]
},
{
"name": "CLOUD_VDD_CORE_15",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_26.inner5",
"to": "CLOUD_PWR_PAD_134.inner5",
"width": 0.3,
"layer": "inner5",
"points": [
[
2.8000000000000003,
2
],
[
1.51,
4
]
]
},
{
"name": "CLOUD_VDD_CORE_16",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_26.inner5",
"to": "CLOUD_PWR_PAD_28.inner5",
"width": 0.3,
"layer": "inner5",
"points": [
[
2.8000000000000003,
2
],
[
1.1999999999999993,
2.3000000000000043
],
[
0.4,
2
]
]
},
{
"name": "CLOUD_VDD_CORE_17",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .K12",
"to": ".Processor > .U1 > .J12",
"width": 0.3,
"layer": "top",
"points": [
[
0.4,
2
],
[
-0.4,
2
]
]
},
{
"name": "CLOUD_VDD_CORE_18",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .J12",
"to": ".Processor > .U1 > .H11",
"width": 0.3,
"layer": "top",
"points": [
[
-0.4,
2
],
[
-1.2000000000000002,
1.2000000000000002
]
]
},
{
"name": "CLOUD_VDD_CORE_19",
"net": "VDD_CORE",
"from": ".Processor > .U1 > .H11",
"to": ".Processor > .U1 > .G10",
"width": 0.3,
"layer": "top",
"points": [
[
-1.2000000000000002,
1.2000000000000002
],
[
-2,
0.4
]
]
},
{
"name": "CLOUD_VDD_CORE_20",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_134.inner5",
"to": "CLOUD_PWR_PAD_135.inner5",
"width": 0.22,
"layer": "inner5",
"points": [
[
1.51,
4
],
[
3.61,
4.0
],
[
4.01,
4.4
],
[
4.01,
6.03
]
]
},
{
"name": "CLOUD_VDD_CORE_21",
"net": "VDD_CORE",
"from": ".Processor > .C_VDD_CORE_3 > .pin1",
"to": ".Processor > .C_VDD_CORE_4 > .pin1",
"width": 0.3,
"layer": "bottom",
"points": [
[
4.01,
6.03
],
[
4.51,
7.25
]
]
},
{
"name": "CLOUD_VDD_CORE_22",
"net": "VDD_CORE",
"from": ".Processor > .C_VDD_CORE_3 > .pin1",
"to": ".Processor > .C_VDD_CORE_5 > .pin1",
"width": 0.21,
"layer": "bottom",
"points": [
[
4.01,
6.03
],
[
5.9799999999999995,
6.03
],
[
6.51,
5.5
]
]
},
{
"name": "CLOUD_VDD_CORE_23",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_137.inner5",
"to": "CLOUD_PWR_PAD_138.inner5",
"width": 0.3,
"layer": "inner5",
"points": [
[
6.51,
5.5
],
[
9.01,
5.75
]
]
},
{
"name": "CLOUD_VDD_CORE_24",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_134.inner5",
"to": "CLOUD_PWR_PAD_133.inner5",
"width": 0.2,
"layer": "inner5",
"points": [
[
1.51,
4
],
[
0.6000000000000014,
5.5
],
[
0.6000000000000014,
6.5
],
[
0.10000000000000142,
6.700000000000003
],
[
-1.74,
6
]
]
},
{
"name": "CLOUD_VDD_CORE_25",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_133.inner5",
"to": "CLOUD_PWR_PAD_132.inner5",
"width": 0.3,
"layer": "inner5",
"points": [
[
-1.74,
6
],
[
-3.74,
6
]
]
},
{
"name": "CLOUD_VDD_CORE_26",
"net": "VDD_CORE",
"from": ".Processor > .C_VDD_CORE_0 > .pin1",
"to": ".Processor > .C_VDD_CORE_7 > .pin1",
"width": 0.3,
"layer": "bottom",
"points": [
[
-3.74,
6
],
[
-4.49,
7.25
]
]
},
{
"name": "CLOUD_VDD_CORE_27",
"net": "VDD_CORE",
"from": ".Processor > .C_VDD_CORE_7 > .pin1",
"to": ".Processor > .C_VDD_CORE_B > .pin1",
"width": 0.26,
"layer": "bottom",
"points": [
[
-4.49,
7.25
],
[
-6.5875,
5.5
]
]
},
{
"name": "CLOUD_VDD_CORE_28",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_138.inner5",
"to": "CLOUD_PWR_PAD_141.inner5",
"width": 0.6,
"layer": "inner5",
"points": [
[
9.01,
5.75
],
[
11.715,
5.75
],
[
14.7,
8.735
]
]
},
{
"name": "CLOUD_VDD_CORE_29",
"net": "VDD_CORE",
"from": ".Power_management > .L_PWR1 > .pin2",
"to": ".Power_management > .C_PWR7 > .pin1",
"width": 1.0,
"layer": "top",
"points": [
[
14.7,
8.735
],
[
13.7,
11.05
]
]
},
{
"name": "CLOUD_VDD_CORE_30",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_141.inner5",
"to": "CLOUD_CORE_C7B.inner5",
"width": 0.6,
"layer": "inner5",
"points": [
[
14.7,
8.735
],
[
17,
11.05
]
]
},
{
"name": "CLOUD_VDD_CORE_31",
"net": "VDD_CORE",
"from": "CLOUD_PWR_PAD_141.inner5",
"to": "CLOUD_PWR_PAD_140.inner5",
"width": 0.2,
"layer": "inner5",
"points": [
[
14.7,
8.735
],
[
19.2,
4.234999999999999
],
[
19.2,
0.9375
]
]
}
] as const
export function CloudCorePowerRoutes(){return <>
{vias.map(v=><via key={v.viaName} name={v.viaName} pcbX={v.x} pcbY={v.y} fromLayer={v.layer} toLayer="inner5" holeDiameter={0.15} outerDiameter={0.3} connectsTo={v.selector}/>)}
{routes.map(r=><trace key={r.name} name={r.name} from={r.from} to={r.to} width={r.width} pcbPathRelativeTo=".Processor > .U1 > .A1" pcbPaths={[[r.from,...r.points.map(([x,y])=>({x,y})),r.to]]}/>)}
</>}
Related Packages
More from this author0hmX/esp32-s3-usb-webcam-ov2640This code defines and integrates a variety of surface-mount, through-hole, and connector hardware components (including microcontrollers, regulators, resistors, capacitors, and connectors) into a PCB design framework, enabling schematic symbol creation, footprint definition, and automated routing within an electronic circuit layout.
Similar packagegokul/usb3-sd-hubEngineering draft: four-layer, computer-powered USB 3 hub with one USB-C host socket, two USB-C and two USB-A accessory sockets, and a full-size SD slot. Board and three schematic previews are available. Routing and production checks are incomplete; not fabrication ready.
Discover something newhuntiep/radioA 12‑V car-powered stereo aux amplifier PCB using a TPA3118D2 class‑D BTL amp, protected power input, dual-gang volume control, LC speaker filters, and four-wire left/right speaker outputs.