tscircuit/autorouting-dataset-01
This code manages the hardware and electronic components for circuit design and PCB layout, defining components like resistors, capacitors, transistors, connectors, and footprints, and providing tools for component placement, PCB topology, and electrical connections.
- Version
- 1.0.102
- License
- unset
- Stars
- 4
lib/dataset/circuit110.simple-route.json
{
"bounds": {
"minX": -9,
"maxX": 9,
"minY": -9,
"maxY": 9
},
"obstacles": [
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -2.9125,
"y": -3
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_0",
"connectivity_net45",
"source_trace_19",
"source_port_14",
"source_trace_5",
"source_port_4",
"source_trace_4",
"source_port_5",
"source_trace_3",
"source_port_2",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_plated_hole_0",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.0875,
"y": -3
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_1",
"connectivity_net43",
"source_trace_18",
"source_port_17",
"source_trace_7",
"source_port_6",
"source_trace_0",
"source_port_1",
"source_net_0",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_plated_hole_3",
"pcb_port_17"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": 4.9125,
"y": 5
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_2",
"connectivity_net45",
"source_trace_19",
"source_port_14",
"source_trace_5",
"source_port_4",
"source_trace_4",
"source_port_5",
"source_trace_3",
"source_port_2",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_plated_hole_0",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": 3.0875,
"y": 5
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_3",
"connectivity_net33",
"source_trace_13",
"source_port_13",
"source_trace_2",
"source_port_3",
"source_net_2",
"pcb_smtpad_3",
"pcb_port_3",
"pcb_smtpad_13",
"pcb_port_13"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.51,
"y": 1
},
"width": 0.54,
"height": 0.64,
"connectedTo": [
"pcb_smtpad_4",
"connectivity_net45",
"source_trace_19",
"source_port_14",
"source_trace_5",
"source_port_4",
"source_trace_4",
"source_port_5",
"source_trace_3",
"source_port_2",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_plated_hole_0",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -0.49,
"y": 1
},
"width": 0.54,
"height": 0.64,
"connectedTo": [
"pcb_smtpad_5",
"connectivity_net45",
"source_trace_19",
"source_port_14",
"source_trace_5",
"source_port_4",
"source_trace_4",
"source_port_5",
"source_trace_3",
"source_port_2",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_plated_hole_0",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": 2.9125,
"y": -4
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_6",
"connectivity_net43",
"source_trace_18",
"source_port_17",
"source_trace_7",
"source_port_6",
"source_trace_0",
"source_port_1",
"source_net_0",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_plated_hole_3",
"pcb_port_17"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": 1.0875,
"y": -4
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_7",
"connectivity_net37",
"source_trace_15",
"source_port_19",
"source_trace_14",
"source_port_18",
"source_trace_10",
"source_port_11",
"source_trace_6",
"source_port_7",
"source_net_3",
"pcb_smtpad_7",
"pcb_port_7",
"pcb_smtpad_11",
"pcb_port_11",
"pcb_plated_hole_4",
"pcb_port_18",
"pcb_plated_hole_5",
"pcb_port_19"
]
},
{
"componentId": "pcb_component_4",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 5.175,
"y": -6
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_8",
"connectivity_net49",
"source_trace_21",
"source_port_21",
"source_trace_20",
"source_port_20",
"source_trace_8",
"source_port_8",
"source_net_4",
"pcb_smtpad_8",
"pcb_port_8",
"pcb_plated_hole_6",
"pcb_port_20",
"pcb_plated_hole_7",
"pcb_port_21"
]
},
{
"componentId": "pcb_component_4",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 6.825,
"y": -6
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_9",
"connectivity_net41",
"source_trace_17",
"source_port_15",
"source_trace_16",
"source_port_16",
"source_trace_9",
"source_port_9",
"source_net_5",
"pcb_smtpad_9",
"pcb_port_9",
"pcb_plated_hole_1",
"pcb_port_15",
"pcb_plated_hole_2",
"pcb_port_16"
]
},
{
"componentId": "pcb_component_5",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -3.05,
"y": 6
},
"width": 0.6,
"height": 0.45,
"connectedTo": [
"pcb_smtpad_10",
"connectivity_net31",
"source_trace_12",
"source_port_12",
"source_trace_11",
"source_port_10",
"source_net_6",
"pcb_smtpad_10",
"pcb_port_10",
"pcb_smtpad_12",
"pcb_port_12"
]
},
{
"componentId": "pcb_component_5",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -0.95,
"y": 6
},
"width": 0.6,
"height": 0.45,
"connectedTo": [
"pcb_smtpad_11",
"connectivity_net37",
"source_trace_15",
"source_port_19",
"source_trace_14",
"source_port_18",
"source_trace_10",
"source_port_11",
"source_trace_6",
"source_port_7",
"source_net_3",
"pcb_smtpad_7",
"pcb_port_7",
"pcb_smtpad_11",
"pcb_port_11",
"pcb_plated_hole_4",
"pcb_port_18",
"pcb_plated_hole_5",
"pcb_port_19"
]
},
{
"componentId": "pcb_component_6",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4,
"y": 0.3500000000000001
},
"width": 1.2,
"height": 0.9,
"connectedTo": [
"pcb_smtpad_12",
"connectivity_net31",
"source_trace_12",
"source_port_12",
"source_trace_11",
"source_port_10",
"source_net_6",
"pcb_smtpad_10",
"pcb_port_10",
"pcb_smtpad_12",
"pcb_port_12"
]
},
{
"componentId": "pcb_component_6",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4,
"y": 3.65
},
"width": 1.2,
"height": 0.9,
"connectedTo": [
"pcb_smtpad_13",
"connectivity_net33",
"source_trace_13",
"source_port_13",
"source_trace_2",
"source_port_3",
"source_net_2",
"pcb_smtpad_3",
"pcb_port_3",
"pcb_smtpad_13",
"pcb_port_13"
]
},
{
"componentId": "pcb_component_7",
"type": "rect",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -7,
"y": 6.35
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_0",
"connectivity_net45",
"source_trace_19",
"source_port_14",
"source_trace_5",
"source_port_4",
"source_trace_4",
"source_port_5",
"source_trace_3",
"source_port_2",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_plated_hole_0",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_7",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -7,
"y": 3.8099999999999996
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_1",
"connectivity_net41",
"source_trace_17",
"source_port_15",
"source_trace_16",
"source_port_16",
"source_trace_9",
"source_port_9",
"source_net_5",
"pcb_smtpad_9",
"pcb_port_9",
"pcb_plated_hole_1",
"pcb_port_15",
"pcb_plated_hole_2",
"pcb_port_16"
]
},
{
"componentId": "pcb_component_7",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -7,
"y": 1.2699999999999996
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_2",
"connectivity_net41",
"source_trace_17",
"source_port_15",
"source_trace_16",
"source_port_16",
"source_trace_9",
"source_port_9",
"source_net_5",
"pcb_smtpad_9",
"pcb_port_9",
"pcb_plated_hole_1",
"pcb_port_15",
"pcb_plated_hole_2",
"pcb_port_16"
]
},
{
"componentId": "pcb_component_7",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -7,
"y": -1.2700000000000005
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_3",
"connectivity_net43",
"source_trace_18",
"source_port_17",
"source_trace_7",
"source_port_6",
"source_trace_0",
"source_port_1",
"source_net_0",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_plated_hole_3",
"pcb_port_17"
]
},
{
"componentId": "pcb_component_7",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -7,
"y": -3.8100000000000005
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_4",
"connectivity_net37",
"source_trace_15",
"source_port_19",
"source_trace_14",
"source_port_18",
"source_trace_10",
"source_port_11",
"source_trace_6",
"source_port_7",
"source_net_3",
"pcb_smtpad_7",
"pcb_port_7",
"pcb_smtpad_11",
"pcb_port_11",
"pcb_plated_hole_4",
"pcb_port_18",
"pcb_plated_hole_5",
"pcb_port_19"
]
},
{
"componentId": "pcb_component_7",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -7,
"y": -6.35
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_5",
"connectivity_net37",
"source_trace_15",
"source_port_19",
"source_trace_14",
"source_port_18",
"source_trace_10",
"source_port_11",
"source_trace_6",
"source_port_7",
"source_net_3",
"pcb_smtpad_7",
"pcb_port_7",
"pcb_smtpad_11",
"pcb_port_11",
"pcb_plated_hole_4",
"pcb_port_18",
"pcb_plated_hole_5",
"pcb_port_19"
]
},
{
"componentId": "pcb_component_8",
"type": "rect",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": 5.101974387893085,
"y": 3.1019743878930846
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_6",
"connectivity_net49",
"source_trace_21",
"source_port_21",
"source_trace_20",
"source_port_20",
"source_trace_8",
"source_port_8",
"source_net_4",
"pcb_smtpad_8",
"pcb_port_8",
"pcb_plated_hole_6",
"pcb_port_20",
"pcb_plated_hole_7",
"pcb_port_21"
]
},
{
"componentId": "pcb_component_8",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": 6.898025612106915,
"y": 4.898025612106915
},
"width": 1.5,
"height": 1.5,
"connectedTo": [
"pcb_plated_hole_7",
"connectivity_net49",
"source_trace_21",
"source_port_21",
"source_trace_20",
"source_port_20",
"source_trace_8",
"source_port_8",
"source_net_4",
"pcb_smtpad_8",
"pcb_port_8",
"pcb_plated_hole_6",
"pcb_port_20",
"pcb_plated_hole_7",
"pcb_port_21"
]
}
],
"connections": [
{
"name": "source_net_0",
"pointsToConnect": [
{
"x": -1.0875,
"y": -3,
"layer": "top",
"pointId": "pcb_port_1",
"pcb_port_id": "pcb_port_1"
},
{
"x": 2.9125,
"y": -4,
"layer": "bottom",
"pointId": "pcb_port_6",
"pcb_port_id": "pcb_port_6"
},
{
"x": -7,
"y": -1.2700000000000005,
"layer": "top",
"pointId": "pcb_port_17",
"pcb_port_id": "pcb_port_17"
}
]
},
{
"name": "source_net_1",
"pointsToConnect": [
{
"x": -2.9125,
"y": -3,
"layer": "top",
"pointId": "pcb_port_0",
"pcb_port_id": "pcb_port_0"
},
{
"x": 4.9125,
"y": 5,
"layer": "bottom",
"pointId": "pcb_port_2",
"pcb_port_id": "pcb_port_2"
},
{
"x": -0.49,
"y": 1,
"layer": "top",
"pointId": "pcb_port_5",
"pcb_port_id": "pcb_port_5"
},
{
"x": -1.51,
"y": 1,
"layer": "top",
"pointId": "pcb_port_4",
"pcb_port_id": "pcb_port_4"
},
{
"x": -7,
"y": 6.35,
"layer": "top",
"pointId": "pcb_port_14",
"pcb_port_id": "pcb_port_14"
}
]
},
{
"name": "source_net_2",
"pointsToConnect": [
{
"x": 3.0875,
"y": 5,
"layer": "bottom",
"pointId": "pcb_port_3",
"pcb_port_id": "pcb_port_3"
},
{
"x": -4,
"y": 3.65,
"layer": "top",
"pointId": "pcb_port_13",
"pcb_port_id": "pcb_port_13"
}
]
},
{
"name": "source_net_3",
"pointsToConnect": [
{
"x": 1.0875,
"y": -4,
"layer": "bottom",
"pointId": "pcb_port_7",
"pcb_port_id": "pcb_port_7"
},
{
"x": -0.95,
"y": 6,
"layer": "top",
"pointId": "pcb_port_11",
"pcb_port_id": "pcb_port_11"
},
{
"x": -7,
"y": -3.8100000000000005,
"layer": "top",
"pointId": "pcb_port_18",
"pcb_port_id": "pcb_port_18"
},
{
"x": -7,
"y": -6.35,
"layer": "top",
"pointId": "pcb_port_19",
"pcb_port_id": "pcb_port_19"
}
]
},
{
"name": "source_net_4",
"pointsToConnect": [
{
"x": 5.175,
"y": -6,
"layer": "top",
"pointId": "pcb_port_8",
"pcb_port_id": "pcb_port_8"
},
{
"x": 5.101974387893085,
"y": 3.1019743878930846,
"layer": "top",
"pointId": "pcb_port_20",
"pcb_port_id": "pcb_port_20"
},
{
"x": 6.898025612106915,
"y": 4.898025612106915,
"layer": "top",
"pointId": "pcb_port_21",
"pcb_port_id": "pcb_port_21"
}
]
},
{
"name": "source_net_5",
"pointsToConnect": [
{
"x": 6.825,
"y": -6,
"layer": "top",
"pointId": "pcb_port_9",
"pcb_port_id": "pcb_port_9"
},
{
"x": -7,
"y": 1.2699999999999996,
"layer": "top",
"pointId": "pcb_port_16",
"pcb_port_id": "pcb_port_16"
},
{
"x": -7,
"y": 3.8099999999999996,
"layer": "top",
"pointId": "pcb_port_15",
"pcb_port_id": "pcb_port_15"
}
]
},
{
"name": "source_net_6",
"pointsToConnect": [
{
"x": -3.05,
"y": 6,
"layer": "top",
"pointId": "pcb_port_10",
"pcb_port_id": "pcb_port_10"
},
{
"x": -4,
"y": 0.3500000000000001,
"layer": "top",
"pointId": "pcb_port_12",
"pcb_port_id": "pcb_port_12"
}
]
}
],
"layerCount": 2,
"minTraceWidth": 0.15
}
Related Packages
More from this authortscircuit/dataset-srj12-bus-routingThe code defines electronic circuit diagrams featuring PCB layouts with USB-C, HDMI, and general-purpose chips, connecting their pins with traces, component footprints, and annotations for hardware design.
Similar package0hmX/esp32-s3-usb-webcam-ov2640This code defines and integrates a variety of surface-mount, through-hole, and connector hardware components (including microcontrollers, regulators, resistors, capacitors, and connectors) into a PCB design framework, enabling schematic symbol creation, footprint definition, and automated routing within an electronic circuit layout.
Discover something newastra-abse/t113-s3Allwinner T113-S3 fanout from JLCPCB C5197687: 128 verified escapes, LCD top, storage right; reusable T113S3Module with clean DRC and shorts checks.