imrishabh18/nema-23-stepper-controller
A four-layer NEMA23 stepper motor controller PCB featuring an RP2040 MCU, DRV8452 dual-phase driver, USB‑C PD power input/protection, current and temperature sensing, status LED/buzzer, and optional magnetic encoder.
- Version
- 1.3.2
- License
- unset
- Stars
- 1
checks/all-net-copper-connectivity.json
{
"status": "passed",
"circuitJsonSha256": "791e1326201938cd4862ebaf835939bc543103c625b509015bf388a69a53409c",
"auditedLayers": [
"top",
"inner1",
"inner2",
"bottom"
],
"method": "Vector copper intersection after removal of all via, plated and non-plated drills; plated barrels join layers; compared against source netlist",
"toleranceMm": 1e-07,
"copperNetCount": 118,
"physicalCopperComponentCount": 120,
"assembledElectricalComponentCount": 118,
"verifiedInternalConnections": [
{
"component": "SW_BOOT",
"pins": [
"1",
"2"
],
"bareCopperComponents": [
140,
2820
],
"evidence": "https://tech.alpsalpine.com/e/products/detail/SKRPACE010/",
"reason": "Permanent internal terminal pair; switch-actuated contacts remain separate"
},
{
"component": "SW_RUN",
"pins": [
"1",
"2"
],
"bareCopperComponents": [
144,
3917
],
"evidence": "https://tech.alpsalpine.com/e/products/detail/SKRPACE010/",
"reason": "Permanent internal terminal pair; switch-actuated contacts remain separate"
}
],
"bareCopperDiscontinuities": [
{
"net": "source_port_25",
"names": [
"RUN_R",
"RUN_SW"
],
"physicalComponentCount": 2
},
{
"net": "source_port_114",
"names": [
"BOOT_R",
"BOOT_SW",
"QSPI_SS"
],
"physicalComponentCount": 2
}
],
"copperPadPortCount": 460,
"copperPourCount": 10,
"geometryPieceCount": 4174,
"shorts": [],
"opens": [],
"floatingCopper": [],
"unresolvedCopper": [],
"padsErasedByDrilling": [],
"crossNetContacts": [],
"netComponents": [
{
"component": 4085,
"nets": [
"source_net_1"
],
"netNames": [
"AVDD_IN",
"BOOT_3V3",
"C3V3_P",
"CUSB_P",
"FLSH_3V3",
"FLSH_VCC",
"IO1_3V3",
"IO2_3V3",
"IO3_3V3",
"IO4_3V3",
"IO5_3V3",
"IO6_3V3",
"IOVDD1_P",
"IOVDD2_P",
"IOVDD3_P",
"IOVDD4_P",
"IOVDD5_P",
"IOVDD6_P",
"LOGIC_SUPPLY",
"PLED_3V3",
"REG_3V3",
"RUN_3V3",
"TP3V3_T",
"USBV_IO1",
"USB_VDD_P",
"UVDD_3V3",
"V3V3",
"VREG_IN_P"
],
"ports": [
"BZ1._POS",
"C_3V3.pin1",
"C_BUZZER.pin1",
"C_CURRENT_A.pin1",
"C_CURRENT_B.pin1",
"C_ENCODER.pin1",
"C_ENCODER_BULK.pin1",
"C_FLASH.pin1",
"C_GATE.pin1",
"C_IOVDD1.pin1",
"C_IOVDD2.pin1",
"C_IOVDD3.pin1",
"C_IOVDD4.pin1",
"C_IOVDD5.pin1",
"C_IOVDD6.pin1",
"C_PD_BUFFER_0.pin1",
"C_PD_BUFFER_1.pin1",
"C_TEMP.pin1",
"C_USB.pin1",
"C_USB_VDD.pin1",
"C_VCC.pin1",
"DRIVER.MODE",
"DRIVER.VCC",
"D_BUZZER.K",
"L_AVDD.pin1",
"R_ALERT.pin2",
"R_BOOT.pin2",
"R_CS.pin2",
"R_ENC_SCL.pin1",
"R_ENC_SDA.pin1",
"R_FAULT.pin2",
"R_HOME.pin2",
"R_PD_PG.pin1",
"R_PWR_FAULT.pin1",
"R_PWR_LED.pin1",
"R_REF_TOP.pin1",
"R_RUN.pin2",
"R_SCL.pin2",
"R_SDA.pin2",
"TP_3V3.pin1",
"U1.IOVDD1",
"U1.IOVDD2",
"U1.IOVDD3",
"U1.IOVDD4",
"U1.IOVDD5",
"U1.IOVDD6",
"U1.USB_VDD",
"U1.VREG_IN",
"U2.VCC",
"U3.VOUT",
"U_CURRENT_A.REF1",
"U_CURRENT_A.VS",
"U_CURRENT_B.REF1",
"U_CURRENT_B.VS",
"U_ENCODER.VDD3V3",
"U_ENCODER.VDD5V",
"U_GATE.VCC",
"U_PD_BUFFER.VCCA",
"U_PD_BUFFER.VCCB",
"U_TEMP.V_POS"
],
"elements": [
"pcb_smtpad_0",
"pcb_smtpad_111",
"pcb_smtpad_134",
"pcb_smtpad_135",
"pcb_smtpad_151",
"pcb_smtpad_156",
"pcb_smtpad_157",
"pcb_smtpad_164",
"pcb_smtpad_167",
"pcb_smtpad_169",
"pcb_smtpad_202",
"pcb_smtpad_21",
"pcb_smtpad_247",
"pcb_smtpad_285",
"pcb_smtpad_288",
"pcb_smtpad_318",
"pcb_smtpad_32",
"pcb_smtpad_322",
"pcb_smtpad_327",
"pcb_smtpad_329",
"pcb_smtpad_331",
"pcb_smtpad_339",
"pcb_smtpad_341",
"pcb_smtpad_343",
"pcb_smtpad_346",
"pcb_smtpad_348",
"pcb_smtpad_357",
"pcb_smtpad_358",
"pcb_smtpad_360",
"pcb_smtpad_373",
"pcb_smtpad_374",
"pcb_smtpad_376",
"pcb_smtpad_401",
"pcb_smtpad_409",
"pcb_smtpad_41",
"pcb_smtpad_414",
"pcb_smtpad_416",
"pcb_smtpad_417",
"pcb_smtpad_424",
"pcb_smtpad_426",
"pcb_smtpad_428",
"pcb_smtpad_43",
"pcb_smtpad_430",
"pcb_smtpad_435",
"pcb_smtpad_441",
"pcb_smtpad_47",
"pcb_smtpad_48",
"pcb_smtpad_57",
"pcb_smtpad_59",
"pcb_smtpad_61",
"pcb_smtpad_63",
"pcb_smtpad_65",
"pcb_smtpad_67",
"pcb_smtpad_85",
"pcb_smtpad_86",
"pcb_smtpad_88",
"pcb_smtpad_9",
"pcb_smtpad_90",
"pcb_smtpad_92",
"pcb_smtpad_95",
"pcb_trace_0",
"pcb_trace_2",
"pcb_trace_6",
"pcb_via_210",
"pcb_via_211",
"pcb_via_212",
"pcb_via_213",
"pcb_via_214",
"pcb_via_215",
"pcb_via_216",
"pcb_via_217",
"pcb_via_218",
"pcb_via_219",
"pcb_via_220",
"pcb_via_221",
"pcb_via_222",
"pcb_via_223",
"pcb_via_224",
"pcb_via_225",
"pcb_via_226",
"pcb_via_227",
"pcb_via_228",
"pcb_via_229",
"pcb_via_230",
"pcb_via_231",
"pcb_via_232",
"pcb_via_233",
"pcb_via_234",
"pcb_via_235",
"pcb_via_236",
"pcb_via_237",
"pcb_via_238",
"pcb_via_239",
"pcb_via_302",
"pcb_via_303",
"source_trace_52__source_net_1_mst0_0",
"source_trace_52__source_net_1_mst10_0",
"source_trace_52__source_net_1_mst11_0",
"source_trace_52__source_net_1_mst12_0",
"source_trace_52__source_net_1_mst13_0",
"source_trace_52__source_net_1_mst14_0",
"source_trace_52__source_net_1_mst15_0",
"source_trace_52__source_net_1_mst16_0",
"source_trace_52__source_net_1_mst17_0",
"source_trace_52__source_net_1_mst18_0",
"source_trace_52__source_net_1_mst19_0",
"source_trace_52__source_net_1_mst1_0",
"source_trace_52__source_net_1_mst20_0",
"source_trace_52__source_net_1_mst21_0",
"source_trace_52__source_net_1_mst22_0",
"source_trace_52__source_net_1_mst23_0",
"source_trace_52__source_net_1_mst24_0",
"source_trace_52__source_net_1_mst25_0",
"source_trace_52__source_net_1_mst26_0",
"source_trace_52__source_net_1_mst27_0",
"source_trace_52__source_net_1_mst28_0",
"source_trace_52__source_net_1_mst29_0",
"source_trace_52__source_net_1_mst2_0",
"source_trace_52__source_net_1_mst30_0",
"source_trace_52__source_net_1_mst31_0",
"source_trace_52__source_net_1_mst32_0",
"source_trace_52__source_net_1_mst33_0",
"source_trace_52__source_net_1_mst34_0",
"source_trace_52__source_net_1_mst35_0",
"source_trace_52__source_net_1_mst36_0",
"source_trace_52__source_net_1_mst37_0",
"source_trace_52__source_net_1_mst38_0",
"source_trace_52__source_net_1_mst39_0",
"source_trace_52__source_net_1_mst3_0",
"source_trace_52__source_net_1_mst40_0",
"source_trace_52__source_net_1_mst41_0",
"source_trace_52__source_net_1_mst42_0",
"source_trace_52__source_net_1_mst43_0",
"source_trace_52__source_net_1_mst44_0",
"source_trace_52__source_net_1_mst45_0",
"source_trace_52__source_net_1_mst46_0",
"source_trace_52__source_net_1_mst47_0",
"source_trace_52__source_net_1_mst48_0",
"source_trace_52__source_net_1_mst49_0",
"source_trace_52__source_net_1_mst4_0",
"source_trace_52__source_net_1_mst50_0",
"source_trace_52__source_net_1_mst51_0",
"source_trace_52__source_net_1_mst52_0",
"source_trace_52__source_net_1_mst53_0",
"source_trace_52__source_net_1_mst54_0",
"source_trace_52__source_net_1_mst55_0",
"source_trace_52__source_net_1_mst5_0",
"source_trace_52__source_net_1_mst6_0",
"source_trace_52__source_net_1_mst7_0",
"source_trace_52__source_net_1_mst8_0",
"source_trace_52__source_net_1_mst9_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2941,
"nets": [
"source_net_6"
],
"netNames": [
"POWER_ARM"
],
"ports": [
"R_PWR_ARM.pin1",
"U1.GPIO0",
"U_EFUSE.N_SHDN"
],
"elements": [
"pcb_smtpad_1",
"pcb_smtpad_217",
"pcb_smtpad_241",
"pcb_via_314",
"pcb_via_315",
"source_net_6_mst0_0",
"source_net_6_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 4037,
"nets": [
"source_net_7"
],
"netNames": [
"PD_PG_N"
],
"ports": [
"R_PD_PG.pin2",
"U1.GPIO1",
"U_PD.PG"
],
"elements": [
"pcb_smtpad_187",
"pcb_smtpad_2",
"pcb_smtpad_203",
"pcb_via_290",
"pcb_via_291",
"pcb_via_307",
"pcb_via_308",
"pcb_via_309",
"source_net_7_mst0_0",
"source_net_7_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2976,
"nets": [
"source_net_8"
],
"netNames": [
"POWER_FAULT_N"
],
"ports": [
"R_PWR_FAULT.pin2",
"U1.GPIO2",
"U_EFUSE.N_FLT"
],
"elements": [
"pcb_smtpad_219",
"pcb_smtpad_248",
"pcb_smtpad_3",
"pcb_via_316",
"pcb_via_317",
"pcb_via_318",
"source_net_8_mst0_0",
"source_net_8_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3445,
"nets": [
"source_net_9"
],
"netNames": [
"BUZZER_PWM"
],
"ports": [
"R_BUZZER_GATE.pin1",
"U1.GPIO3"
],
"elements": [
"pcb_smtpad_4",
"pcb_smtpad_410",
"pcb_via_142",
"pcb_via_143",
"source_net_9_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1656,
"nets": [
"source_net_10"
],
"netNames": [
"I2C0_SDA"
],
"ports": [
"R_ENC_SDA.pin2",
"U1.GPIO4",
"U_ENCODER.SDA",
"U_PD_BUFFER.SDAA"
],
"elements": [
"pcb_smtpad_159",
"pcb_smtpad_422",
"pcb_smtpad_425",
"pcb_smtpad_5",
"pcb_via_137",
"pcb_via_138",
"pcb_via_139",
"pcb_via_140",
"pcb_via_141",
"source_net_10_mst0_0",
"source_net_10_mst1_0",
"source_net_10_mst2_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1612,
"nets": [
"source_net_11"
],
"netNames": [
"I2C0_SCL"
],
"ports": [
"R_ENC_SCL.pin2",
"U1.GPIO5",
"U_ENCODER.SCL",
"U_PD_BUFFER.SCLA"
],
"elements": [
"pcb_smtpad_158",
"pcb_smtpad_421",
"pcb_smtpad_427",
"pcb_smtpad_6",
"pcb_via_129",
"pcb_via_130",
"pcb_via_131",
"pcb_via_132",
"pcb_via_133",
"pcb_via_134",
"pcb_via_135",
"pcb_via_136",
"source_net_11_mst0_0",
"source_net_11_mst1_0",
"source_net_11_mst2_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1586,
"nets": [
"source_net_12"
],
"netNames": [
"WAKE"
],
"ports": [
"DRIVER.nSLEEP",
"R_WAKE.pin1",
"U1.GPIO6"
],
"elements": [
"pcb_smtpad_302",
"pcb_smtpad_332",
"pcb_smtpad_7",
"pcb_via_127",
"pcb_via_128",
"source_net_12_mst0_0",
"source_net_12_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1546,
"nets": [
"source_net_13"
],
"netNames": [
"HOME_N"
],
"ports": [
"DRIVER.nHOME",
"R_HOME.pin1",
"U1.GPIO7"
],
"elements": [
"pcb_smtpad_287",
"pcb_smtpad_330",
"pcb_smtpad_8",
"pcb_via_124",
"pcb_via_125",
"pcb_via_126",
"source_net_13_mst0_0",
"source_net_13_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3357,
"nets": [
"source_net_14"
],
"netNames": [
"PD_BUS_ENABLE"
],
"ports": [
"R_PD_BUS_OFF.pin1",
"U1.GPIO8",
"U_PD_BUFFER.EN"
],
"elements": [
"pcb_smtpad_10",
"pcb_smtpad_161",
"pcb_smtpad_165",
"pcb_via_120",
"pcb_via_121",
"pcb_via_122",
"pcb_via_123",
"source_net_14_mst0_0",
"source_net_14_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 11,
"nets": [
"source_port_11"
],
"netNames": [],
"ports": [
"U1.GPIO9"
],
"elements": [
"pcb_smtpad_11"
],
"layers": [
"top"
]
},
{
"component": 3349,
"nets": [
"source_net_15"
],
"netNames": [
"LED_G"
],
"ports": [
"Q_STATUS_G.B",
"U1.GPIO10"
],
"elements": [
"pcb_smtpad_12",
"pcb_smtpad_393",
"pcb_via_118",
"pcb_via_119",
"source_net_15_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1507,
"nets": [
"source_net_16"
],
"netNames": [
"LED_B"
],
"ports": [
"Q_STATUS_B.B",
"U1.GPIO11"
],
"elements": [
"pcb_smtpad_13",
"pcb_smtpad_398",
"pcb_via_116",
"pcb_via_117",
"source_net_16_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 14,
"nets": [
"source_port_14"
],
"netNames": [],
"ports": [
"U1.GPIO12"
],
"elements": [
"pcb_smtpad_14"
],
"layers": [
"top"
]
},
{
"component": 15,
"nets": [
"source_port_15"
],
"netNames": [],
"ports": [
"U1.GPIO13"
],
"elements": [
"pcb_smtpad_15"
],
"layers": [
"top"
]
},
{
"component": 16,
"nets": [
"source_port_16"
],
"netNames": [],
"ports": [
"U1.GPIO14"
],
"elements": [
"pcb_smtpad_16"
],
"layers": [
"top"
]
},
{
"component": 17,
"nets": [
"source_port_17"
],
"netNames": [],
"ports": [
"U1.GPIO15"
],
"elements": [
"pcb_smtpad_17"
],
"layers": [
"top"
]
},
{
"component": 4165,
"nets": [
"source_port_537"
],
"netNames": [
"ADC_G",
"BOOT_G",
"C3V3_G",
"CC1_G",
"CC2_G",
"COMMON_GROUND",
"CORE_G",
"CUSB_G",
"CXIN_G",
"CXOUT_G",
"DVDD1_CAP_G",
"DVDD2_CAP_G",
"FLSH_EP_GND_JOIN",
"FLSH_G",
"FLSH_GND",
"GND",
"GND_G",
"IO1_G",
"IO2_G",
"IO3_G",
"IO4_G",
"IO5_G",
"IO6_G",
"MOTOR_GROUND_RETURN",
"PGND_ESCAPE_10",
"PGND_ESCAPE_13",
"PGND_ESCAPE_20",
"PGND_ESCAPE_3",
"PLED_G",
"REG_G",
"RUN_G",
"TEST_G",
"TP_G",
"USB_EH1",
"USB_EH1_ALT",
"USB_EH2",
"USB_EH2_ALT",
"USB_G",
"USB_GND_19",
"USB_GND_20",
"USB_GND_5",
"USB_GND_6",
"USB_GROUND_TO_RETURN",
"USB_G_B",
"UVDD_G",
"VBUS_G",
"Y1_G1",
"Y1_G2"
],
"ports": [
"C_3V3.pin2",
"C_ADC.pin2",
"C_ADC_A.pin2",
"C_ADC_B.pin2",
"C_BULK.pin2",
"C_BUZZER.pin2",
"C_CORE.pin2",
"C_CURRENT_A.pin2",
"C_CURRENT_B.pin2",
"C_DVDD.pin2",
"C_DVDD1.pin2",
"C_DVDD2.pin2",
"C_EF_IN.pin2",
"C_EF_OUT.pin2",
"C_ENCODER.pin2",
"C_ENCODER_BULK.pin2",
"C_FLASH.pin2",
"C_GATE.pin2",
"C_IOVDD1.pin2",
"C_IOVDD2.pin2",
"C_IOVDD3.pin2",
"C_IOVDD4.pin2",
"C_IOVDD5.pin2",
"C_IOVDD6.pin2",
"C_PD.pin2",
"C_PD_BUFFER_0.pin2",
"C_PD_BUFFER_1.pin2",
"C_SLEW.pin2",
"C_TEMP.pin2",
"C_USB.pin2",
"C_USB_VDD.pin2",
"C_VBUS.pin2",
"C_VCC.pin2",
"C_VM1.pin2",
"C_VM2.pin2",
"C_VM3.pin2",
"C_VREF.pin2",
"C_XIN.pin2",
"C_XOUT.pin2",
"DRIVER.EP",
"DRIVER.GND1",
"DRIVER.GND2",
"DRIVER.PGNDA1",
"DRIVER.PGNDA2",
"DRIVER.PGNDB1",
"DRIVER.PGNDB2",
"D_PWR.cathode",
"D_TVS.anode",
"J_USB.GND1",
"J_USB.GND2",
"J_USB.S1",
"J_USB.S2",
"J_USB.S3",
"J_USB.S4",
"J_USB_POWER.GND1",
"J_USB_POWER.GND2",
"J_USB_POWER.GND3",
"J_USB_POWER.GND4",
"J_USB_POWER.S1",
"J_USB_POWER.S2",
"J_USB_POWER.S3",
"J_USB_POWER.S4",
"Q_BUZZER.S",
"Q_STATUS_B.E",
"Q_STATUS_G.E",
"Q_STATUS_R.E",
"R_ARM.pin2",
"R_BLEED.pin2",
"R_BUZZER_PD.pin2",
"R_CC1.pin2",
"R_CC2.pin2",
"R_ENABLE.pin2",
"R_ILIM.pin2",
"R_OV_BOT.pin2",
"R_PD_BUS_OFF.pin2",
"R_PD_CFG.pin2",
"R_PG_BOT.pin2",
"R_PWR_ARM.pin2",
"R_REF_BOT.pin2",
"R_STEP.pin2",
"R_UV_BOT.pin2",
"R_WAKE.pin2",
"SW_BOOT.pin3",
"SW_BOOT.pin4",
"SW_RUN.pin3",
"SW_RUN.pin4",
"TP_GND.pin1",
"TP_PD_GND.pin1",
"U1.GND",
"U1.TESTEN",
"U2.EP",
"U2.GND",
"U3.GND",
"U_CURRENT_A.GND",
"U_CURRENT_A.NC",
"U_CURRENT_A.REF2",
"U_CURRENT_B.GND",
"U_CURRENT_B.NC",
"U_CURRENT_B.REF2",
"U_EFUSE.EP",
"U_EFUSE.GND",
"U_ENCODER.DIR",
"U_ENCODER.GND",
"U_GATE.GND",
"U_PD.GND",
"U_PD_BUFFER.GND",
"U_TEMP.ADD0",
"U_TEMP.GND",
"Y1.bottom1",
"Y1.gnd1"
],
"elements": [
"GND_BOOT_CONTACT_BRIDGE",
"pcb_copper_pour_0",
"pcb_copper_pour_27",
"pcb_copper_pour_28",
"pcb_copper_pour_36",
"pcb_copper_pour_44",
"pcb_copper_pour_48",
"pcb_copper_pour_75",
"pcb_copper_pour_79",
"pcb_copper_pour_92",
"pcb_copper_pour_97",
"pcb_plated_hole_0",
"pcb_plated_hole_1",
"pcb_plated_hole_2",
"pcb_plated_hole_3",
"pcb_plated_hole_4",
"pcb_plated_hole_5",
"pcb_plated_hole_6",
"pcb_plated_hole_7",
"pcb_plated_hole_9",
"pcb_smtpad_109",
"pcb_smtpad_116",
"pcb_smtpad_118",
"pcb_smtpad_120",
"pcb_smtpad_122",
"pcb_smtpad_125",
"pcb_smtpad_126",
"pcb_smtpad_129",
"pcb_smtpad_130",
"pcb_smtpad_131",
"pcb_smtpad_138",
"pcb_smtpad_140",
"pcb_smtpad_146",
"pcb_smtpad_148",
"pcb_smtpad_154",
"pcb_smtpad_160",
"pcb_smtpad_166",
"pcb_smtpad_168",
"pcb_smtpad_170",
"pcb_smtpad_171",
"pcb_smtpad_172",
"pcb_smtpad_18",
"pcb_smtpad_185",
"pcb_smtpad_186",
"pcb_smtpad_197",
"pcb_smtpad_199",
"pcb_smtpad_201",
"pcb_smtpad_213",
"pcb_smtpad_230",
"pcb_smtpad_234",
"pcb_smtpad_238",
"pcb_smtpad_240",
"pcb_smtpad_242",
"pcb_smtpad_246",
"pcb_smtpad_250",
"pcb_smtpad_252",
"pcb_smtpad_254",
"pcb_smtpad_258",
"pcb_smtpad_260",
"pcb_smtpad_263",
"pcb_smtpad_270",
"pcb_smtpad_273",
"pcb_smtpad_280",
"pcb_smtpad_282",
"pcb_smtpad_283",
"pcb_smtpad_305",
"pcb_smtpad_307",
"pcb_smtpad_309",
"pcb_smtpad_311",
"pcb_smtpad_317",
"pcb_smtpad_319",
"pcb_smtpad_321",
"pcb_smtpad_325",
"pcb_smtpad_333",
"pcb_smtpad_335",
"pcb_smtpad_337",
"pcb_smtpad_345",
"pcb_smtpad_347",
"pcb_smtpad_349",
"pcb_smtpad_353",
"pcb_smtpad_354",
"pcb_smtpad_355",
"pcb_smtpad_361",
"pcb_smtpad_365",
"pcb_smtpad_369",
"pcb_smtpad_370",
"pcb_smtpad_371",
"pcb_smtpad_377",
"pcb_smtpad_381",
"pcb_smtpad_387",
"pcb_smtpad_392",
"pcb_smtpad_397",
"pcb_smtpad_406",
"pcb_smtpad_413",
"pcb_smtpad_415",
"pcb_smtpad_419",
"pcb_smtpad_420",
"pcb_smtpad_429",
"pcb_smtpad_431",
"pcb_smtpad_434",
"pcb_smtpad_436",
"pcb_smtpad_439",
"pcb_smtpad_443",
"pcb_smtpad_56",
"pcb_smtpad_58",
"pcb_smtpad_60",
"pcb_smtpad_62",
"pcb_smtpad_64",
"pcb_smtpad_66",
"pcb_smtpad_68",
"pcb_smtpad_70",
"pcb_smtpad_72",
"pcb_smtpad_74",
"pcb_smtpad_80",
"pcb_smtpad_82",
"pcb_smtpad_87",
"pcb_smtpad_89",
"pcb_smtpad_91",
"pcb_smtpad_93",
"pcb_smtpad_97",
"pcb_smtpad_98",
"pcb_trace_1",
"pcb_trace_3",
"pcb_trace_52",
"pcb_trace_53",
"pcb_trace_54",
"pcb_trace_55",
"pcb_trace_60",
"pcb_trace_61",
"pcb_trace_62",
"pcb_trace_63",
"pcb_trace_64",
"pcb_trace_65",
"pcb_trace_7",
"pcb_via_0",
"pcb_via_1",
"pcb_via_10",
"pcb_via_11",
"pcb_via_12",
"pcb_via_13",
"pcb_via_14",
"pcb_via_15",
"pcb_via_16",
"pcb_via_161",
"pcb_via_162",
"pcb_via_163",
"pcb_via_164",
"pcb_via_165",
"pcb_via_166",
"pcb_via_167",
"pcb_via_168",
"pcb_via_169",
"pcb_via_17",
"pcb_via_170",
"pcb_via_171",
"pcb_via_172",
"pcb_via_173",
"pcb_via_174",
"pcb_via_175",
"pcb_via_176",
"pcb_via_177",
"pcb_via_178",
"pcb_via_179",
"pcb_via_18",
"pcb_via_180",
"pcb_via_181",
"pcb_via_182",
"pcb_via_183",
"pcb_via_184",
"pcb_via_185",
"pcb_via_186",
"pcb_via_187",
"pcb_via_188",
"pcb_via_189",
"pcb_via_19",
"pcb_via_190",
"pcb_via_191",
"pcb_via_192",
"pcb_via_193",
"pcb_via_194",
"pcb_via_195",
"pcb_via_196",
"pcb_via_197",
"pcb_via_198",
"pcb_via_199",
"pcb_via_2",
"pcb_via_20",
"pcb_via_200",
"pcb_via_201",
"pcb_via_202",
"pcb_via_203",
"pcb_via_21",
"pcb_via_22",
"pcb_via_23",
"pcb_via_24",
"pcb_via_267",
"pcb_via_268",
"pcb_via_269",
"pcb_via_270",
"pcb_via_271",
"pcb_via_272",
"pcb_via_273",
"pcb_via_274",
"pcb_via_281",
"pcb_via_282",
"pcb_via_296",
"pcb_via_297",
"pcb_via_3",
"pcb_via_38",
"pcb_via_39",
"pcb_via_4",
"pcb_via_40",
"pcb_via_41",
"pcb_via_44",
"pcb_via_5",
"pcb_via_6",
"pcb_via_7",
"pcb_via_8",
"pcb_via_9",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst0_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst100_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst101_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst10_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst11_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst12_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst13_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst14_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst15_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst16_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst17_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst18_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst19_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst1_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst20_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst21_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst22_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst23_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst24_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst25_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst26_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst27_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst28_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst29_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst2_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst30_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst31_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst32_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst33_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst34_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst35_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst36_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst37_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst38_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst39_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst3_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst40_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst41_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst42_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst43_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst44_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst45_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst46_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst47_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst48_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst49_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst4_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst50_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst51_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst52_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst53_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst54_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst55_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst56_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst57_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst58_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst59_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst5_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst60_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst61_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst62_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst63_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst64_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst65_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst66_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst67_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst68_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst69_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst6_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst70_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst71_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst72_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst73_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst74_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst75_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst76_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst77_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst78_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst79_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst7_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst80_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst81_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst82_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst83_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst84_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst85_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst86_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst87_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst88_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst89_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst8_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst90_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst91_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst92_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst93_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst94_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst95_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst96_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst97_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst98_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst99_0",
"source_trace_68__source_trace_82__source_trace_100__source_net_0_mst9_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 694,
"nets": [
"source_port_19"
],
"netNames": [
"CXIN",
"XIN"
],
"ports": [
"C_XIN.pin1",
"U1.XIN",
"Y1.X1"
],
"elements": [
"pcb_smtpad_119",
"pcb_smtpad_145",
"pcb_smtpad_19",
"pcb_trace_11",
"pcb_trace_8"
],
"layers": [
"top"
]
},
{
"component": 699,
"nets": [
"source_port_20"
],
"netNames": [
"XOUT"
],
"ports": [
"R_XOUT.pin2",
"U1.XOUT"
],
"elements": [
"pcb_smtpad_150",
"pcb_smtpad_20",
"pcb_trace_10"
],
"layers": [
"top"
]
},
{
"component": 2721,
"nets": [
"source_port_73"
],
"netNames": [
"DVDD1_CAP",
"DVDD1_P",
"DVDD2_CAP",
"DVDD2_P",
"V1V1",
"VREG_CORE",
"VREG_VOUT_P"
],
"ports": [
"C_CORE.pin1",
"C_DVDD1.pin1",
"C_DVDD2.pin1",
"U1.DVDD1",
"U1.DVDD2",
"U1.VREG_VOUT"
],
"elements": [
"pcb_smtpad_22",
"pcb_smtpad_44",
"pcb_smtpad_49",
"pcb_smtpad_69",
"pcb_smtpad_71",
"pcb_smtpad_73",
"pcb_trace_4",
"pcb_trace_5",
"pcb_via_240",
"pcb_via_241",
"pcb_via_242",
"pcb_via_243",
"source_trace_48__source_net_5_mst0_0",
"source_trace_48__source_net_5_mst1_0",
"source_trace_48__source_net_5_mst2_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3505,
"nets": [
"source_port_157"
],
"netNames": [
"SWCLK"
],
"ports": [
"TP_SWCLK.pin1",
"U1.SWCLK"
],
"elements": [
"pcb_smtpad_153",
"pcb_smtpad_23",
"pcb_via_157",
"pcb_via_158",
"source_trace_101_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1842,
"nets": [
"source_port_159"
],
"netNames": [
"SWD"
],
"ports": [
"TP_SWDIO.pin1",
"U1.SWD"
],
"elements": [
"pcb_smtpad_155",
"pcb_smtpad_24",
"pcb_via_155",
"pcb_via_156",
"source_trace_102_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3917,
"nets": [
"source_port_25"
],
"netNames": [
"RUN_R",
"RUN_SW"
],
"ports": [
"R_RUN.pin1",
"SW_RUN.pin1",
"U1.RUN"
],
"elements": [
"pcb_smtpad_127",
"pcb_smtpad_25",
"pcb_smtpad_94",
"pcb_via_260",
"pcb_via_261",
"source_trace_18__source_trace_96_mst0_0",
"source_trace_18__source_trace_96_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1484,
"nets": [
"source_net_18"
],
"netNames": [
"SPI_MISO"
],
"ports": [
"DRIVER.SDO",
"U1.GPIO16"
],
"elements": [
"pcb_smtpad_26",
"pcb_smtpad_296",
"pcb_via_112",
"pcb_via_113",
"source_net_18_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1435,
"nets": [
"source_net_19"
],
"netNames": [
"SPI_CS"
],
"ports": [
"DRIVER.nSCS",
"R_CS.pin1",
"U1.GPIO17"
],
"elements": [
"pcb_smtpad_27",
"pcb_smtpad_294",
"pcb_smtpad_326",
"pcb_via_107",
"pcb_via_108",
"pcb_via_109",
"pcb_via_110",
"pcb_via_111",
"source_net_19_mst0_0",
"source_net_19_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3289,
"nets": [
"source_net_20"
],
"netNames": [
"SPI_SCK"
],
"ports": [
"DRIVER.SCLK",
"U1.GPIO18"
],
"elements": [
"pcb_smtpad_28",
"pcb_smtpad_298",
"pcb_via_103",
"pcb_via_104",
"pcb_via_105",
"pcb_via_106",
"source_net_20_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3281,
"nets": [
"source_net_21"
],
"netNames": [
"SPI_MOSI"
],
"ports": [
"DRIVER.SDI",
"U1.GPIO19"
],
"elements": [
"pcb_smtpad_29",
"pcb_smtpad_297",
"pcb_via_101",
"pcb_via_102",
"source_net_21_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1306,
"nets": [
"source_net_22"
],
"netNames": [
"STEP"
],
"ports": [
"DRIVER.STEP",
"R_STEP.pin1",
"U1.GPIO20"
],
"elements": [
"pcb_smtpad_299",
"pcb_smtpad_30",
"pcb_smtpad_336",
"pcb_via_100",
"pcb_via_94",
"pcb_via_95",
"pcb_via_96",
"pcb_via_97",
"pcb_via_98",
"pcb_via_99",
"source_net_22_mst0_0",
"source_net_22_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1276,
"nets": [
"source_net_23"
],
"netNames": [
"DIR"
],
"ports": [
"DRIVER.DIR",
"U1.GPIO21"
],
"elements": [
"pcb_smtpad_300",
"pcb_smtpad_31",
"pcb_via_92",
"pcb_via_93",
"source_net_23_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3229,
"nets": [
"source_net_24"
],
"netNames": [
"ARM"
],
"ports": [
"R_ARM.pin1",
"U1.GPIO22",
"U_GATE.A"
],
"elements": [
"pcb_smtpad_33",
"pcb_smtpad_344",
"pcb_smtpad_445",
"pcb_via_87",
"pcb_via_88",
"pcb_via_89",
"pcb_via_90",
"pcb_via_91",
"source_net_24_mst0_0",
"source_net_24_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3193,
"nets": [
"source_net_25"
],
"netNames": [
"FAULT_N"
],
"ports": [
"DRIVER.nFAULT",
"R_FAULT.pin1",
"U1.GPIO23"
],
"elements": [
"pcb_smtpad_286",
"pcb_smtpad_328",
"pcb_smtpad_34",
"pcb_via_78",
"pcb_via_79",
"pcb_via_80",
"pcb_via_81",
"pcb_via_82",
"pcb_via_83",
"pcb_via_84",
"pcb_via_85",
"pcb_via_86",
"source_net_25_mst0_0",
"source_net_25_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1108,
"nets": [
"source_net_26"
],
"netNames": [
"TEMP_OK"
],
"ports": [
"R_ALERT.pin1",
"U1.GPIO24",
"U_EFUSE.PGOOD",
"U_GATE.B",
"U_TEMP.ALERT"
],
"elements": [
"pcb_smtpad_221",
"pcb_smtpad_342",
"pcb_smtpad_35",
"pcb_smtpad_437",
"pcb_smtpad_444",
"pcb_via_298",
"pcb_via_299",
"pcb_via_73",
"pcb_via_74",
"pcb_via_75",
"pcb_via_76",
"pcb_via_77",
"source_net_26_mst0_0",
"source_net_26_mst1_0",
"source_net_26_mst2_0",
"source_net_26_mst3_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1496,
"nets": [
"source_net_17"
],
"netNames": [
"LED_R"
],
"ports": [
"Q_STATUS_R.B",
"U1.GPIO25"
],
"elements": [
"pcb_smtpad_36",
"pcb_smtpad_388",
"pcb_via_114",
"pcb_via_115",
"source_net_17_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3145,
"nets": [
"source_net_27"
],
"netNames": [
"TEMP_SDA"
],
"ports": [
"R_SDA.pin1",
"U1.GPIO26_ADC0",
"U_TEMP.SDA"
],
"elements": [
"pcb_smtpad_338",
"pcb_smtpad_37",
"pcb_smtpad_440",
"pcb_via_68",
"pcb_via_69",
"pcb_via_70",
"pcb_via_71",
"pcb_via_72",
"source_net_27_mst0_0",
"source_net_27_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1063,
"nets": [
"source_net_28"
],
"netNames": [
"TEMP_SCL"
],
"ports": [
"R_SCL.pin1",
"U1.GPIO27_ADC1",
"U_TEMP.SCL"
],
"elements": [
"pcb_smtpad_340",
"pcb_smtpad_38",
"pcb_smtpad_438",
"pcb_via_66",
"pcb_via_67",
"source_net_28_mst0_0",
"source_net_28_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 923,
"nets": [
"source_net_29"
],
"netNames": [
"CURRENT_A"
],
"ports": [
"C_ADC_A.pin1",
"R_ADC_A.pin2",
"U1.GPIO28_ADC2"
],
"elements": [
"pcb_smtpad_363",
"pcb_smtpad_364",
"pcb_smtpad_39",
"pcb_via_64",
"pcb_via_65",
"source_net_29_mst0_0",
"source_net_29_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3121,
"nets": [
"source_net_30"
],
"netNames": [
"CURRENT_B"
],
"ports": [
"C_ADC_B.pin1",
"R_ADC_B.pin2",
"U1.GPIO29_ADC3"
],
"elements": [
"pcb_smtpad_379",
"pcb_smtpad_380",
"pcb_smtpad_40",
"pcb_via_61",
"pcb_via_62",
"pcb_via_63",
"source_net_30_mst0_0",
"source_net_30_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3449,
"nets": [
"source_net_4"
],
"netNames": [
"ADC_AVDD",
"ADC_REF",
"ADC_VREF",
"AVDD"
],
"ports": [
"C_ADC.pin1",
"L_AVDD.pin2",
"U1.ADC_AVDD"
],
"elements": [
"pcb_smtpad_152",
"pcb_smtpad_42",
"pcb_smtpad_96",
"pcb_via_144",
"pcb_via_145",
"pcb_via_146",
"pcb_via_147",
"source_net_4_mst0_0",
"source_net_4_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3709,
"nets": [
"source_port_45"
],
"netNames": [
"USB_DN"
],
"ports": [
"R_USB1.pin2",
"U1.USB_DM"
],
"elements": [
"pcb_smtpad_142",
"pcb_smtpad_45",
"pcb_via_208",
"pcb_via_209",
"source_trace_55_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2375,
"nets": [
"source_port_46"
],
"netNames": [
"USB_DP"
],
"ports": [
"R_USB2.pin2",
"U1.USB_DP"
],
"elements": [
"pcb_smtpad_144",
"pcb_smtpad_46",
"pcb_via_206",
"pcb_via_207",
"source_trace_56_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2751,
"nets": [
"source_port_120"
],
"netNames": [
"QSPI_SD3"
],
"ports": [
"U1.QSPI_SD3",
"U2.HOLD_orRESET__IO3"
],
"elements": [
"pcb_smtpad_113",
"pcb_smtpad_50",
"pcb_via_246",
"pcb_via_247",
"source_trace_35_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3853,
"nets": [
"source_port_119"
],
"netNames": [
"QSPI_SCLK"
],
"ports": [
"U1.QSPI_SCLK",
"U2.CLK"
],
"elements": [
"pcb_smtpad_115",
"pcb_smtpad_51",
"pcb_via_244",
"pcb_via_245",
"source_trace_36_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3885,
"nets": [
"source_port_118"
],
"netNames": [
"QSPI_SD0"
],
"ports": [
"U1.QSPI_SD0",
"U2.DI_IO0"
],
"elements": [
"pcb_smtpad_117",
"pcb_smtpad_52",
"pcb_via_252",
"pcb_via_253",
"source_trace_32_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2768,
"nets": [
"source_port_116"
],
"netNames": [
"QSPI_SD2"
],
"ports": [
"U1.QSPI_SD2",
"U2.WP__IO2"
],
"elements": [
"pcb_smtpad_114",
"pcb_smtpad_53",
"pcb_via_248",
"pcb_via_249",
"source_trace_34_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2777,
"nets": [
"source_port_115"
],
"netNames": [
"QSPI_SD1"
],
"ports": [
"U1.QSPI_SD1",
"U2.DO_IO1"
],
"elements": [
"pcb_smtpad_112",
"pcb_smtpad_54",
"pcb_via_250",
"pcb_via_251",
"source_trace_33_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2820,
"nets": [
"source_port_114"
],
"netNames": [
"BOOT_R",
"BOOT_SW",
"QSPI_SS"
],
"ports": [
"R_BOOT.pin1",
"SW_BOOT.pin1",
"U1.QSPI_SS",
"U2.N_CS"
],
"elements": [
"pcb_smtpad_110",
"pcb_smtpad_123",
"pcb_smtpad_133",
"pcb_smtpad_55",
"pcb_via_254",
"pcb_via_255",
"pcb_via_256",
"pcb_via_257",
"pcb_via_258",
"pcb_via_259",
"source_trace_31__source_trace_92__source_trace_94_mst0_0",
"source_trace_31__source_trace_92__source_trace_94_mst1_0",
"source_trace_31__source_trace_92__source_trace_94_mst2_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1719,
"nets": [
"source_net_3"
],
"netNames": [
"D_VSYS",
"EN_VSYS",
"VSYS",
"VSYS_IN"
],
"ports": [
"D_VBUS.K",
"R_3V3_EN.pin1",
"U3.VIN"
],
"elements": [
"pcb_smtpad_75",
"pcb_smtpad_77",
"pcb_smtpad_81",
"source_net_3_mst0_0",
"source_net_3_mst1_0"
],
"layers": [
"top"
]
},
{
"component": 1793,
"nets": [
"source_net_2"
],
"netNames": [
"VBUS",
"VBUS_A",
"VBUS_B",
"VBUS_C",
"VBUS_D"
],
"ports": [
"C_VBUS.pin1",
"D_STATUS._POS",
"D_VBUS.A",
"J_USB.VBUS1",
"J_USB.VBUS2"
],
"elements": [
"pcb_smtpad_108",
"pcb_smtpad_382",
"pcb_smtpad_76",
"pcb_smtpad_79",
"pcb_smtpad_99",
"pcb_via_150",
"pcb_via_151",
"source_trace_350__source_net_2_mst0_0",
"source_trace_350__source_net_2_mst1_0",
"source_trace_350__source_net_2_mst2_0",
"source_trace_350__source_net_2_mst3_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2837,
"nets": [
"source_port_83"
],
"netNames": [
"EN_R"
],
"ports": [
"R_3V3_EN.pin2",
"U3.EN"
],
"elements": [
"pcb_smtpad_78",
"pcb_smtpad_83",
"source_trace_9_0"
],
"layers": [
"top"
]
},
{
"component": 84,
"nets": [
"source_port_84"
],
"netNames": [],
"ports": [
"U3.NC"
],
"elements": [
"pcb_smtpad_84"
],
"layers": [
"top"
]
},
{
"component": 116,
"nets": [
"source_port_104"
],
"netNames": [],
"ports": [
"J_USB.SBU2"
],
"elements": [
"pcb_smtpad_100"
],
"layers": [
"top"
]
},
{
"component": 2361,
"nets": [
"source_port_141"
],
"netNames": [
"CC1"
],
"ports": [
"J_USB.CC1",
"R_CC1.pin1"
],
"elements": [
"pcb_smtpad_101",
"pcb_smtpad_137",
"pcb_via_204",
"pcb_via_205",
"source_trace_57_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2866,
"nets": [
"source_port_145"
],
"netNames": [
"USB_DN_CONN",
"USB_DN_JOIN"
],
"ports": [
"J_USB.DM1",
"J_USB.DM2",
"R_USB1.pin1"
],
"elements": [
"pcb_smtpad_102",
"pcb_smtpad_104",
"pcb_smtpad_141",
"pcb_via_265",
"pcb_via_266",
"source_trace_2__source_trace_3_mst0_0",
"source_trace_2__source_trace_3_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2851,
"nets": [
"source_port_147"
],
"netNames": [
"USB_DP_CONN",
"USB_DP_JOIN"
],
"ports": [
"J_USB.DP1",
"J_USB.DP2",
"R_USB2.pin1"
],
"elements": [
"pcb_smtpad_103",
"pcb_smtpad_105",
"pcb_smtpad_143",
"pcb_via_262",
"pcb_via_263",
"pcb_via_264",
"source_trace_4__source_trace_5_mst0_0",
"source_trace_4__source_trace_5_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 122,
"nets": [
"source_port_110"
],
"netNames": [],
"ports": [
"J_USB.SBU1"
],
"elements": [
"pcb_smtpad_106"
],
"layers": [
"top"
]
},
{
"component": 2353,
"nets": [
"source_port_143"
],
"netNames": [
"CC2"
],
"ports": [
"J_USB.CC2",
"R_CC2.pin1"
],
"elements": [
"pcb_smtpad_107",
"pcb_smtpad_139",
"source_trace_58_0"
],
"layers": [
"top"
]
},
{
"component": 695,
"nets": [
"source_port_153"
],
"netNames": [
"CXOUT",
"XOUT_R"
],
"ports": [
"C_XOUT.pin1",
"R_XOUT.pin1",
"Y1.X2"
],
"elements": [
"pcb_smtpad_121",
"pcb_smtpad_147",
"pcb_smtpad_149",
"pcb_trace_12",
"pcb_trace_9"
],
"layers": [
"top"
]
},
{
"component": 140,
"nets": [
"source_port_114"
],
"netNames": [
"BOOT_R",
"BOOT_SW",
"QSPI_SS"
],
"ports": [
"SW_BOOT.pin2"
],
"elements": [
"pcb_smtpad_124"
],
"layers": [
"top"
]
},
{
"component": 144,
"nets": [
"source_port_25"
],
"netNames": [
"RUN_R",
"RUN_SW"
],
"ports": [
"SW_RUN.pin2"
],
"elements": [
"pcb_smtpad_128"
],
"layers": [
"top"
]
},
{
"component": 1860,
"nets": [
"source_port_136"
],
"netNames": [
"PLED_D"
],
"ports": [
"D_PWR.anode",
"R_PWR_LED.pin2"
],
"elements": [
"pcb_smtpad_132",
"pcb_smtpad_136",
"pcb_via_159",
"pcb_via_160",
"source_trace_99_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 4117,
"nets": [
"source_net_31"
],
"netNames": [
"PD_SDA"
],
"ports": [
"U_PD.CFG3",
"U_PD_BUFFER.SDAB"
],
"elements": [
"pcb_smtpad_162",
"pcb_smtpad_194",
"pcb_via_310",
"pcb_via_311",
"source_net_31_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 4125,
"nets": [
"source_net_32"
],
"netNames": [
"PD_SCL"
],
"ports": [
"U_PD.CFG2",
"U_PD_BUFFER.SCLB"
],
"elements": [
"pcb_smtpad_163",
"pcb_smtpad_195",
"pcb_via_312",
"pcb_via_313",
"source_net_32_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 4153,
"nets": [
"source_port_517"
],
"netNames": [
"USB_VBUS_17",
"USB_VBUS_18",
"USB_VBUS_7",
"USB_VBUS_8",
"USB_VIN_L",
"USB_VIN_R",
"VIN",
"VIN_FUSE"
],
"ports": [
"C_PD.pin1",
"F1.pin1",
"J_USB_POWER.VBUS1",
"J_USB_POWER.VBUS2",
"J_USB_POWER.VBUS3",
"J_USB_POWER.VBUS4",
"TP_PD.pin1",
"U_PD.VBUS",
"U_PD.VHV"
],
"elements": [
"pcb_smtpad_173",
"pcb_smtpad_174",
"pcb_smtpad_183",
"pcb_smtpad_184",
"pcb_smtpad_189",
"pcb_smtpad_196",
"pcb_smtpad_198",
"pcb_smtpad_204",
"pcb_smtpad_432",
"pcb_trace_37",
"pcb_trace_38",
"pcb_trace_39",
"pcb_trace_40",
"pcb_trace_41",
"pcb_trace_42",
"pcb_trace_43",
"pcb_via_275",
"pcb_via_276",
"pcb_via_283",
"pcb_via_284",
"pcb_via_285",
"pcb_via_319",
"pcb_via_320",
"pcb_via_33",
"pcb_via_34",
"pcb_via_35",
"source_trace_181__source_net_33_mst0_0",
"source_trace_181__source_net_33_mst1_0",
"source_trace_181__source_net_33_mst2_0",
"source_trace_181__source_net_33_mst3_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 4021,
"nets": [
"source_net_35"
],
"netNames": [
"PD_CC2"
],
"ports": [
"J_USB_POWER.CC2",
"U_PD.CC2"
],
"elements": [
"pcb_smtpad_175",
"pcb_smtpad_191",
"pcb_via_286",
"pcb_via_287",
"source_net_35_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 220,
"nets": [
"source_port_190"
],
"netNames": [],
"ports": [
"J_USB_POWER.SBU1"
],
"elements": [
"pcb_smtpad_176"
],
"layers": [
"top"
]
},
{
"component": 2920,
"nets": [
"source_net_36"
],
"netNames": [
"PD_DP"
],
"ports": [
"J_USB_POWER.DP1",
"J_USB_POWER.DP2",
"U_PD.DP"
],
"elements": [
"pcb_smtpad_177",
"pcb_smtpad_179",
"pcb_smtpad_193",
"pcb_via_59",
"pcb_via_60",
"source_net_36_mst0_0",
"source_net_36_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2911,
"nets": [
"source_net_37"
],
"netNames": [
"PD_DM"
],
"ports": [
"J_USB_POWER.DM1",
"J_USB_POWER.DM2",
"U_PD.DM"
],
"elements": [
"pcb_smtpad_178",
"pcb_smtpad_180",
"pcb_smtpad_192",
"source_net_37_mst0_0",
"source_net_37_mst1_0"
],
"layers": [
"top"
]
},
{
"component": 4053,
"nets": [
"source_net_34"
],
"netNames": [
"PD_CC1"
],
"ports": [
"J_USB_POWER.CC1",
"U_PD.CC1"
],
"elements": [
"pcb_smtpad_181",
"pcb_smtpad_190",
"pcb_via_294",
"pcb_via_295",
"source_net_34_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 226,
"nets": [
"source_port_196"
],
"netNames": [],
"ports": [
"J_USB_POWER.SBU2"
],
"elements": [
"pcb_smtpad_182"
],
"layers": [
"top"
]
},
{
"component": 2933,
"nets": [
"source_net_38"
],
"netNames": [
"PD_CFG"
],
"ports": [
"R_PD_CFG.pin1",
"U_PD.CFG1"
],
"elements": [
"pcb_smtpad_188",
"pcb_smtpad_200",
"source_net_38_0"
],
"layers": [
"top"
]
},
{
"component": 770,
"nets": [
"source_port_521"
],
"netNames": [
"EF_INPUT_1",
"EF_INPUT_2",
"FUSE_EFUSE",
"VFUSED"
],
"ports": [
"C_EF_IN.pin1",
"F1.pin2",
"R_OV_TOP.pin1",
"R_UV_TOP.pin1",
"U_EFUSE.IN1",
"U_EFUSE.IN2",
"U_EFUSE.IN_SYS"
],
"elements": [
"pcb_smtpad_205",
"pcb_smtpad_206",
"pcb_smtpad_207",
"pcb_smtpad_210",
"pcb_smtpad_231",
"pcb_smtpad_235",
"pcb_smtpad_249",
"pcb_trace_44",
"pcb_trace_45",
"pcb_trace_48",
"pcb_via_277",
"pcb_via_278",
"pcb_via_279",
"pcb_via_280",
"pcb_via_36",
"source_trace_183__source_trace_184__source_trace_185__source_net_39_mst0_0",
"source_trace_183__source_trace_184__source_trace_185__source_net_39_mst1_0",
"source_trace_183__source_trace_184__source_trace_185__source_net_39_mst2_0",
"source_trace_183__source_trace_184__source_trace_185__source_net_39_mst3_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 252,
"nets": [
"source_port_222"
],
"netNames": [],
"ports": [
"U_EFUSE.B_GATE"
],
"elements": [
"pcb_smtpad_208"
],
"layers": [
"top"
]
},
{
"component": 253,
"nets": [
"source_port_223"
],
"netNames": [],
"ports": [
"U_EFUSE.DRV"
],
"elements": [
"pcb_smtpad_209"
],
"layers": [
"top"
]
},
{
"component": 879,
"nets": [
"source_net_40"
],
"netNames": [
"UVLO"
],
"ports": [
"R_UV_BOT.pin1",
"R_UV_TOP.pin2",
"U_EFUSE.UVLO"
],
"elements": [
"pcb_smtpad_211",
"pcb_smtpad_232",
"pcb_smtpad_233",
"source_net_40_mst0_0",
"source_net_40_mst1_0"
],
"layers": [
"top"
]
},
{
"component": 4041,
"nets": [
"source_net_41"
],
"netNames": [
"OVP"
],
"ports": [
"R_OV_BOT.pin1",
"R_OV_TOP.pin2",
"U_EFUSE.OVP"
],
"elements": [
"pcb_smtpad_212",
"pcb_smtpad_236",
"pcb_smtpad_237",
"pcb_via_292",
"pcb_via_293",
"source_net_41_mst0_0",
"source_net_41_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 4029,
"nets": [
"source_net_42"
],
"netNames": [
"SLEW"
],
"ports": [
"C_SLEW.pin1",
"U_EFUSE.dVdT"
],
"elements": [
"pcb_smtpad_214",
"pcb_smtpad_253",
"pcb_via_288",
"pcb_via_289",
"source_net_42_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 2907,
"nets": [
"source_net_43"
],
"netNames": [
"ILIM"
],
"ports": [
"R_ILIM.pin1",
"U_EFUSE.ILIM"
],
"elements": [
"pcb_smtpad_215",
"pcb_smtpad_239",
"source_net_43_0"
],
"layers": [
"top"
]
},
{
"component": 260,
"nets": [
"source_port_230"
],
"netNames": [],
"ports": [
"U_EFUSE.MODE"
],
"elements": [
"pcb_smtpad_216"
],
"layers": [
"top"
]
},
{
"component": 262,
"nets": [
"source_port_232"
],
"netNames": [],
"ports": [
"U_EFUSE.IMON"
],
"elements": [
"pcb_smtpad_218"
],
"layers": [
"top"
]
},
{
"component": 878,
"nets": [
"source_net_44"
],
"netNames": [
"PGTH"
],
"ports": [
"R_PG_BOT.pin1",
"R_PG_TOP.pin2",
"U_EFUSE.PGTH"
],
"elements": [
"pcb_smtpad_220",
"pcb_smtpad_244",
"pcb_smtpad_245",
"pcb_via_304",
"pcb_via_305",
"pcb_via_306",
"source_net_44_mst0_0",
"source_net_44_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 4077,
"nets": [
"source_port_523"
],
"netNames": [
"EFUSE_DIODE",
"EF_OUTPUT_17",
"EF_OUTPUT_18",
"VSWITCHED"
],
"ports": [
"C_EF_OUT.pin1",
"D_REVERSE.anode",
"R_PG_TOP.pin1",
"U_EFUSE.OUT1",
"U_EFUSE.OUT2"
],
"elements": [
"pcb_smtpad_222",
"pcb_smtpad_223",
"pcb_smtpad_243",
"pcb_smtpad_251",
"pcb_smtpad_256",
"pcb_trace_46",
"pcb_trace_47",
"pcb_trace_49",
"pcb_via_300",
"pcb_via_301",
"pcb_via_37",
"source_trace_197__source_trace_222__source_net_45_mst0_0",
"source_trace_197__source_trace_222__source_net_45_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 268,
"nets": [
"source_port_238"
],
"netNames": [],
"ports": [
"U_EFUSE.N_C_1"
],
"elements": [
"pcb_smtpad_224"
],
"layers": [
"top"
]
},
{
"component": 269,
"nets": [
"source_port_239"
],
"netNames": [],
"ports": [
"U_EFUSE.N_C_2"
],
"elements": [
"pcb_smtpad_225"
],
"layers": [
"top"
]
},
{
"component": 270,
"nets": [
"source_port_240"
],
"netNames": [],
"ports": [
"U_EFUSE.N_C_3"
],
"elements": [
"pcb_smtpad_226"
],
"layers": [
"top"
]
},
{
"component": 271,
"nets": [
"source_port_241"
],
"netNames": [],
"ports": [
"U_EFUSE.N_C_4"
],
"elements": [
"pcb_smtpad_227"
],
"layers": [
"top"
]
},
{
"component": 272,
"nets": [
"source_port_242"
],
"netNames": [],
"ports": [
"U_EFUSE.N_C_5"
],
"elements": [
"pcb_smtpad_228"
],
"layers": [
"top"
]
},
{
"component": 273,
"nets": [
"source_port_243"
],
"netNames": [],
"ports": [
"U_EFUSE.N_C_6"
],
"elements": [
"pcb_smtpad_229"
],
"layers": [
"top"
]
},
{
"component": 3489,
"nets": [
"source_port_513"
],
"netNames": [
"DIODE_VM",
"TVS_VM",
"VM",
"VM_BULK",
"VM_LEFT_2",
"VM_LEFT_BUS",
"VM_MAIN",
"VM_MID_11",
"VM_MID_12",
"VM_RIGHT_21",
"VM_RIGHT_BUS"
],
"ports": [
"C_BULK.pin1",
"C_VCP.pin2",
"C_VM1.pin1",
"C_VM2.pin1",
"C_VM3.pin1",
"DRIVER.VM1",
"DRIVER.VM2",
"DRIVER.VM3",
"DRIVER.VM4",
"D_REVERSE.cathode",
"D_TVS.cathode",
"R_BLEED.pin1",
"TP_VMOTOR.pin1"
],
"elements": [
"pcb_plated_hole_8",
"pcb_smtpad_255",
"pcb_smtpad_257",
"pcb_smtpad_259",
"pcb_smtpad_262",
"pcb_smtpad_271",
"pcb_smtpad_272",
"pcb_smtpad_281",
"pcb_smtpad_306",
"pcb_smtpad_308",
"pcb_smtpad_310",
"pcb_smtpad_315",
"pcb_smtpad_433",
"pcb_trace_29",
"pcb_trace_30",
"pcb_trace_31",
"pcb_trace_32",
"pcb_trace_33",
"pcb_trace_34",
"pcb_trace_35",
"pcb_trace_36",
"pcb_trace_50",
"pcb_trace_51",
"pcb_via_152",
"pcb_via_153",
"pcb_via_154",
"pcb_via_29",
"pcb_via_30",
"pcb_via_31",
"pcb_via_32",
"source_trace_224__source_trace_226__source_trace_228__source_net_46_mst0_0",
"source_trace_224__source_trace_226__source_trace_228__source_net_46_mst1_0",
"source_trace_224__source_trace_226__source_trace_228__source_net_46_mst2_0",
"source_trace_224__source_trace_226__source_trace_228__source_net_46_mst3_0",
"source_trace_224__source_trace_226__source_trace_228__source_net_46_mst4_0",
"source_trace_224__source_trace_226__source_trace_228__source_net_46_mst5_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 877,
"nets": [
"source_net_47"
],
"netNames": [
"VCP"
],
"ports": [
"C_VCP.pin1",
"DRIVER.VCP"
],
"elements": [
"pcb_smtpad_261",
"pcb_smtpad_314",
"source_net_47_0"
],
"layers": [
"top"
]
},
{
"component": 1813,
"nets": [
"source_port_499"
],
"netNames": [
"A_DRIVE",
"A_DRIVE_4",
"A_DRIVE_5",
"A_DRIVE_6",
"A_DRIVE_TRUNK",
"SENSE_A_POS"
],
"ports": [
"DRIVER.AOUT11",
"DRIVER.AOUT12",
"DRIVER.AOUT13",
"R_PHASE_A.anode",
"U_CURRENT_A.IN_POS"
],
"elements": [
"pcb_smtpad_264",
"pcb_smtpad_265",
"pcb_smtpad_266",
"pcb_smtpad_350",
"pcb_smtpad_356",
"pcb_trace_13",
"pcb_trace_14",
"pcb_trace_15",
"pcb_trace_16",
"pcb_via_25",
"source_trace_326__source_net_48_mst0_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 719,
"nets": [
"source_port_501"
],
"netNames": [
"A_MINUS",
"A_MINUS_7",
"A_MINUS_8",
"A_MINUS_9",
"A_MINUS_TRUNK"
],
"ports": [
"DRIVER.AOUT21",
"DRIVER.AOUT22",
"DRIVER.AOUT23",
"J_MOTOR.pin2"
],
"elements": [
"pcb_plated_hole_11",
"pcb_smtpad_267",
"pcb_smtpad_268",
"pcb_smtpad_269",
"pcb_trace_17",
"pcb_trace_18",
"pcb_trace_19",
"pcb_trace_20",
"pcb_via_26"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 728,
"nets": [
"source_port_503"
],
"netNames": [
"B_MINUS",
"B_MINUS_14",
"B_MINUS_15",
"B_MINUS_16",
"B_MINUS_TRUNK"
],
"ports": [
"DRIVER.BOUT21",
"DRIVER.BOUT22",
"DRIVER.BOUT23",
"J_MOTOR.pin4"
],
"elements": [
"pcb_plated_hole_13",
"pcb_smtpad_274",
"pcb_smtpad_275",
"pcb_smtpad_276",
"pcb_trace_21",
"pcb_trace_22",
"pcb_trace_23",
"pcb_trace_24",
"pcb_via_27"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1806,
"nets": [
"source_port_505"
],
"netNames": [
"B_DRIVE",
"B_DRIVE_17",
"B_DRIVE_18",
"B_DRIVE_19",
"B_DRIVE_TRUNK",
"SENSE_B_POS"
],
"ports": [
"DRIVER.BOUT11",
"DRIVER.BOUT12",
"DRIVER.BOUT13",
"R_PHASE_B.anode",
"U_CURRENT_B.IN_POS"
],
"elements": [
"pcb_smtpad_277",
"pcb_smtpad_278",
"pcb_smtpad_279",
"pcb_smtpad_366",
"pcb_smtpad_372",
"pcb_trace_25",
"pcb_trace_26",
"pcb_trace_27",
"pcb_trace_28",
"pcb_via_28",
"source_trace_342__source_net_51_mst0_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3105,
"nets": [
"source_net_52"
],
"netNames": [
"DVDD"
],
"ports": [
"C_DVDD.pin1",
"DRIVER.DVDD"
],
"elements": [
"pcb_smtpad_284",
"pcb_smtpad_316",
"pcb_via_57",
"pcb_via_58",
"source_net_52_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 357,
"nets": [
"source_port_313"
],
"netNames": [],
"ports": [
"DRIVER.RSVD1"
],
"elements": [
"pcb_smtpad_289"
],
"layers": [
"top"
]
},
{
"component": 358,
"nets": [
"source_port_314"
],
"netNames": [],
"ports": [
"DRIVER.RSVD2"
],
"elements": [
"pcb_smtpad_290"
],
"layers": [
"top"
]
},
{
"component": 359,
"nets": [
"source_port_315"
],
"netNames": [],
"ports": [
"DRIVER.RSVD3"
],
"elements": [
"pcb_smtpad_291"
],
"layers": [
"top"
]
},
{
"component": 360,
"nets": [
"source_port_316"
],
"netNames": [],
"ports": [
"DRIVER.RSVD4"
],
"elements": [
"pcb_smtpad_292"
],
"layers": [
"top"
]
},
{
"component": 3097,
"nets": [
"source_net_53"
],
"netNames": [
"VREF"
],
"ports": [
"C_VREF.pin1",
"DRIVER.VREF",
"R_REF_BOT.pin1",
"R_REF_TOP.pin2"
],
"elements": [
"pcb_smtpad_293",
"pcb_smtpad_320",
"pcb_smtpad_323",
"pcb_smtpad_324",
"pcb_via_55",
"pcb_via_56",
"source_net_53_mst0_0",
"source_net_53_mst1_0",
"source_net_53_mst2_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 363,
"nets": [
"source_port_319"
],
"netNames": [],
"ports": [
"DRIVER.RSVD_TOFF"
],
"elements": [
"pcb_smtpad_295"
],
"layers": [
"top"
]
},
{
"component": 3089,
"nets": [
"source_net_54"
],
"netNames": [
"ENABLE_SAFE"
],
"ports": [
"DRIVER.ENABLE",
"R_ENABLE.pin1",
"U_GATE.Y"
],
"elements": [
"pcb_smtpad_301",
"pcb_smtpad_334",
"pcb_smtpad_442",
"pcb_via_51",
"pcb_via_52",
"pcb_via_53",
"pcb_via_54",
"source_net_54_mst0_0",
"source_net_54_mst1_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 845,
"nets": [
"source_net_55"
],
"netNames": [
"CPL"
],
"ports": [
"C_CP.pin2",
"DRIVER.CPL"
],
"elements": [
"pcb_smtpad_303",
"pcb_smtpad_313",
"source_net_55_0"
],
"layers": [
"top"
]
},
{
"component": 843,
"nets": [
"source_net_56"
],
"netNames": [
"CPH"
],
"ports": [
"C_CP.pin1",
"DRIVER.CPH"
],
"elements": [
"pcb_smtpad_304",
"pcb_smtpad_312",
"source_net_56_0"
],
"layers": [
"top"
]
},
{
"component": 782,
"nets": [
"source_port_535"
],
"netNames": [
"A_PLUS",
"A_SHUNT_TO_CROSS",
"A_SHUNT_TO_JST",
"SENSE_A_NEG"
],
"ports": [
"J_MOTOR.pin1",
"R_PHASE_A.cathode",
"U_CURRENT_A.IN_NEG"
],
"elements": [
"pcb_plated_hole_10",
"pcb_smtpad_351",
"pcb_smtpad_352",
"pcb_trace_56",
"pcb_trace_57",
"pcb_via_43",
"source_trace_327__source_net_57_mst0_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 785,
"nets": [
"source_port_533"
],
"netNames": [
"B_PLUS",
"B_PLUS_TO_JST",
"B_SHUNT_TO_CROSS",
"SENSE_B_NEG"
],
"ports": [
"J_MOTOR.pin3",
"R_PHASE_B.cathode",
"U_CURRENT_B.IN_NEG"
],
"elements": [
"pcb_plated_hole_12",
"pcb_smtpad_367",
"pcb_smtpad_368",
"pcb_trace_58",
"pcb_trace_59",
"pcb_via_42",
"source_trace_343__source_net_58_mst0_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 3073,
"nets": [
"source_net_59"
],
"netNames": [
"CURRENT_A_RAW"
],
"ports": [
"R_ADC_A.pin1",
"U_CURRENT_A.OUT"
],
"elements": [
"pcb_smtpad_359",
"pcb_smtpad_362",
"pcb_via_48",
"pcb_via_49",
"pcb_via_50",
"source_net_59_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 823,
"nets": [
"source_net_60"
],
"netNames": [
"CURRENT_B_RAW"
],
"ports": [
"R_ADC_B.pin1",
"U_CURRENT_B.OUT"
],
"elements": [
"pcb_smtpad_375",
"pcb_smtpad_378",
"pcb_via_45",
"pcb_via_46",
"pcb_via_47",
"source_net_60_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 1734,
"nets": [
"source_port_447"
],
"netNames": [],
"ports": [
"D_STATUS.B_NEG",
"R_STATUS_B.pin1"
],
"elements": [
"pcb_smtpad_383",
"pcb_smtpad_399",
"source_trace_361_0"
],
"layers": [
"top"
]
},
{
"component": 1742,
"nets": [
"source_port_449"
],
"netNames": [],
"ports": [
"D_STATUS.G_NEG",
"R_STATUS_G.pin1"
],
"elements": [
"pcb_smtpad_384",
"pcb_smtpad_394",
"source_trace_357_0"
],
"layers": [
"top"
]
},
{
"component": 1757,
"nets": [
"source_port_448"
],
"netNames": [],
"ports": [
"D_STATUS.R_NEG",
"R_STATUS_R.pin1"
],
"elements": [
"pcb_smtpad_385",
"pcb_smtpad_389",
"source_trace_353_0"
],
"layers": [
"top"
]
},
{
"component": 1744,
"nets": [
"source_port_450"
],
"netNames": [],
"ports": [
"Q_STATUS_R.C",
"R_STATUS_R.pin2"
],
"elements": [
"pcb_smtpad_386",
"pcb_smtpad_390",
"source_trace_354_0"
],
"layers": [
"top"
]
},
{
"component": 1736,
"nets": [
"source_port_455"
],
"netNames": [],
"ports": [
"Q_STATUS_G.C",
"R_STATUS_G.pin2"
],
"elements": [
"pcb_smtpad_391",
"pcb_smtpad_395",
"source_trace_358_0"
],
"layers": [
"top"
]
},
{
"component": 1724,
"nets": [
"source_port_460"
],
"netNames": [],
"ports": [
"Q_STATUS_B.C",
"R_STATUS_B.pin2"
],
"elements": [
"pcb_smtpad_396",
"pcb_smtpad_400",
"pcb_via_148",
"pcb_via_149",
"source_trace_362_0"
],
"layers": [
"bottom",
"inner1",
"inner2",
"top"
]
},
{
"component": 799,
"nets": [
"source_net_61"
],
"netNames": [
"BUZZER_SINK"
],
"ports": [
"BZ1._NEG",
"D_BUZZER.A",
"Q_BUZZER.D"
],
"elements": [
"pcb_smtpad_402",
"pcb_smtpad_407",
"pcb_smtpad_408",
"source_net_61_mst0_0",
"source_net_61_mst1_0"
],
"layers": [
"top"
]
},
{
"component": 559,
"nets": [
"source_port_467"
],
"netNames": [],
"ports": [
"BZ1.NC1"
],
"elements": [
"pcb_smtpad_403"
],
"layers": [
"top"
]
},
{
"component": 560,
"nets": [
"source_port_468"
],
"netNames": [],
"ports": [
"BZ1.NC2"
],
"elements": [
"pcb_smtpad_404"
],
"layers": [
"top"
]
},
{
"component": 797,
"nets": [
"source_net_62"
],
"netNames": [
"BUZZER_GATE"
],
"ports": [
"Q_BUZZER.G",
"R_BUZZER_GATE.pin2",
"R_BUZZER_PD.pin1"
],
"elements": [
"pcb_smtpad_405",
"pcb_smtpad_411",
"pcb_smtpad_412",
"source_net_62_mst0_0",
"source_net_62_mst1_0"
],
"layers": [
"top"
]
},
{
"component": 574,
"nets": [
"source_port_482"
],
"netNames": [],
"ports": [
"U_ENCODER.OUT"
],
"elements": [
"pcb_smtpad_418"
],
"layers": [
"bottom"
]
},
{
"component": 579,
"nets": [
"source_port_484"
],
"netNames": [],
"ports": [
"U_ENCODER.PGO"
],
"elements": [
"pcb_smtpad_423"
],
"layers": [
"bottom"
]
}
]
}
Related Packages
More from this authorimrishabh18/example-dir3A simple circuit with a 1kΩ resistor (R1) mounted in a 0402 package.
Similar packageShiboSoftwareDev/nema8-20mm-usbc-pd-controllerA 20×20 mm four-layer USB‑C PD stepper motor controller PCB using a CH32X035 MCU, TMC2209 driver, protected power inputs, USB data/boot interface, 3.3 V regulation, ESD/TVS protection, current-sense circuitry, and NEMA‑8 motor outputs.
Discover something new0hmX/mt41k512m8da-107-it-p-fanoutThis code defines the physical footprint, routing, and layout configuration for a DDR3 memory module using surface-mount pads, vias, and copper traces on a printed circuit board (PCB).