0hmX/am62l-lpddr4-breakout-repro

This code defines React components that instantiate circuits representing dedicated DDR address control and byte0 data lines.

Version
1.0.11
License
unset
Stars
0

ddr-byte1-only.circuit.tsx

PCBPCB preview for ddr-byte1-only.circuit.tsx
SchematicSchematic preview for ddr-byte1-only.circuit.tsx
import { SingleDdrBusCircuit } from "./single-ddr-bus-layout"

export default () => <SingleDdrBusCircuit busName="DDR_BYTE1" />