tscircuit/ti
ti tscircuit library
- Version
- 1.0.85
- License
- unset
- Stars
- 0
lib/chips/spice-models/TPS22919-spice-model.json
{
"source": "*$ TPS22919\n*****************************************************************************\n* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.\n***********************************************************************\n** This model is designed as an aid for customers of Texas Instruments.\n** TI and its licensors and suppliers make no warranties, either expressed\n** or implied, with respect to this model, including the warranties of\n** merchantability or fitness for a particular purpose. The model is\n** provided solely on an \"as is\" basis. The entire risk as to its quality\n** and performance is with the customer\n********************************************************************************\n**Released by: WEBENCH(R) Design Center, Texas Instruments Inc.\n* Part: TPS22919\n* Date: 09OCT2018\n* Model Type: Transient\n* Simulator: PSPICE\n* Simulator Version: 16.2.0.s003\n* EVM Order Number: \n* EVM Users Guide: \n* Datasheet: SLVSEN5 MARCH 2018\n*\n* Model Version: Final 1.00\n*\n*****************************************************************************\n* Updates:\n*\n* Final 1.00\n* Release to Web.\n* \n*****************************************************************************\n*\n* Model Usage Notes:\n*\n* A. Features that have been modelled\n*\t1. The following features have been modelled\n* a. Switching Characteristics for VIN ranging from 1.8V to 5.5V\n* b. RON variation with VIN\n* c. Adjustable output rise time \n* d. Adjustable quick output discharge\n* e. Quiescent current vs VIN at room temperature\n* f. Shutdown current vs VIN at room temperature\n* 2. Temperature effects have not been modelled \n*\n*****************************************************************************\n.SUBCKT TPS22919_TRANS GND ON QOD VIN VOUT \nE_U1_U2_E7 U1_U2_VGATE_OUT 0 U1_U2_VGATE VOUT 1\nG_U1_U2_G1 U1_U2_VGATE_CLAMP U1_U2_VGATE U1_U2_N16813340 0 1\nX_U1_U2_S5 U1_U2_ON_INTB 0 VOUT 0 DRIVER_U1_U2_S5 \nC_U1_U2_Cgd U1_U2_N16813296 U1_U2_VGATE 0.4n \nE_U1_U2_E8 U1_U2_VOUT_INT 0 VOUT 0 1\nE_U1_U2_E4 U1_U2_N16813658 0 TABLE { V(VIN, 0) } \n+ ( (0,0) (1.8,92m) (3.6,51m) (5,50m) )\nC_U1_U2_Cgs U1_U2_VGATE VOUT 0.1n \nD_U1_U2_D5 U1_U2_VGATE U1_U2_VGATE_CLAMP DD \nD_U1_U2_D6 VOUT U1_U2_N16813296 DD \nX_U1_U2_U791 U1_N03821 U1_U2_ON_INTB INV_BASIC_GEN PARAMS: VDD=1 VSS=0\n+ VTHRESH=500E-3\nE_U1_U2_ABM10 U1_U2_SC_LV2 0 VALUE { IF(V(VOUT)<0.36,1,0) }\nG_U1_U2_ABM2I4 U1_U2_VGATE VOUT VALUE { IF(V(U1_U2_VSC)<0.5, 0,\n+ LIMIT((V(U1_U2_I_SENSE)-V(U1_U2_ILIM_VALUE))*1m, 0,100u)) }\nX_U1_U2_H1 U1_U2_N16813604 U1_U2_N16813296 U1_U2_I_SENSE 0 DRIVER_U1_U2_H1 \nE_U1_U2_E6 U1_U2_ITD 0 TABLE { V(VIN, 0) } \n+ ( (0,0) (1.8,0.2u) (3.6,0.17u) (5,0.15u) )\nE_U1_U2_ABM9 U1_U2_SC_LV1 0 VALUE { IF(V(VOUT)<V(U1_U2_N16888292), \n+ 1,0) }\nE_U1_U2_ABM11 U1_U2_ILIM_VALUE 0 VALUE {\n+ IF(V(U1_U2_PRE_VSC)<0.5,10,IF(V(U1_U2_SC_LV2)>0.5,0.15,3)) }\nV_U1_U2_V1 VIN U1_U2_N16888292 1.5\nX_U1_U2_U790 U1_U2_PRE_VSC U1_U2_VSC BUF_DELAY_BASIC_GEN PARAMS: VDD=1\n+ VSS=0 VTHRESH=0.5 DELAY=2u\nE_U1_U2_E5 U1_U2_IGATE 0 TABLE { V(VIN, 0) } \n+ ( (0,0) (1.8,0.7u) (3.6,0.989u) (5,1.19u) )\nV_U1_U2_V2 U1_U2_VGATE_CLAMP VIN 5\nG_U1_U2_G2 U1_U2_VGATE U1_U2_VOUT_INT U1_U2_N16913031 0 1\nX_U1_U2_U789 U1_U2_SC_LV1 U1_U2_SC_LV2 U1_U2_PRE_VSC OR2_BASIC_GEN\n+ PARAMS: VDD=1 VSS=0 VTHRESH=500E-3\nM_U1_U2_M1 U1_U2_N16813296 U1_U2_VGATE VOUT VOUT NMOS01 \nE_U1_U2_ABM13 U1_U2_N16913031 0 VALUE { IF(V(U1_U2_ON_INTB)<0.2,0, \n+ V(U1_U2_N16928533)) }\nD_U1_U2_D7 VOUT U1_U2_VGATE DD \nE_U1_U2_E10 U1_U2_N16928533 0 TABLE { V(VIN, 0) } \n+ ( (0,0) (1.8,277u) (3.6,269u) (5,278u) )\nX_U1_U2_U4 VIN U1_U2_N16813604 U1_U2_N16813658 0 RVAR PARAMS: RREF=1\nE_U1_U2_ABM8 U1_U2_N16813340 0 VALUE { IF ( V(U1_N03821) > 0.5 &\n+ V(U1_U2_VGATE_OUT) < 0.65, V(U1_U2_ITD), \n+ IF ( V(U1_N03821) > 0.5 & V(U1_U2_VGATE_OUT) >= 0.65, V(U1_U2_IGATE) , 0 )\n+ ) }\nD_U1_U2_D8 U1_U2_VOUT_INT U1_U2_VGATE DD \nX_U1_U2_S4 U1_U2_ON_INTB 0 QOD GND DRIVER_U1_U2_S4 \nX_U1_U1_U5 ON U1_U1_THRISE U1_U1_HYS ON_INT_PRE COMPHYS_BASIC_GEN\n+ PARAMS: VDD=1 VSS=0 VTHRESH=0.5\nX_U1_U1_S1 U1_U1_N427964 0 U1_U1_N427858 0 CONTROL_U1_U1_S1 \nD_U1_U1_D3 U1_U1_N427858 U1_U1_N14507001 DD \nE_U1_U1_E1 U1_U1_THRISE 0 TABLE { V(VIN, 0) } \n+ ( \n+ (0,0)(1,0.783)(1.2,0.784)(1.8,0.788)(2.5,0.792)(3.3,0.794)(4.2,0.798)(5,0.801)(5.5,0.805)\n+ )\nX_U1_U1_U43 U1_U1_N427858 U1_N03821 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0\n+ VTHRESH=0.5\nE_U1_U1_E2 U1_U1_HYS 0 TABLE { V(VIN, 0) } \n+ (\n+ (0,0)(1,98m)(1.2,99m)(1.8,100m)(2.5,104m)(3.3,102m)(4.2,106m)(5,105m)(5.5,106m)\n+ )\nV_U1_U1_V5 U1_U1_N14507001 0 2\nR_U1_U1_R3 U1_U1_N15516119 U1_U1_N15516099 10 TC=0,0 \nX_U1_U1_S3 ON_INT_PRE 0 ON 0 CONTROL_U1_U1_S3 \nG_U1_U1_G1 U1_U1_N427858 0 TABLE { V(U1_U1_N15516099, 0) } \n+ ( (0,0)(1,220u)(1.8,380u)(2.5,460u)(3.3,380u)(4.2,400u)(5,380u) )\nC_U1_U1_C1 0 U1_U1_N427858 1n IC=0 \nC_U1_U1_C4 U1_U1_N15516099 0 1n \nV_U1_U1_V4 U1_U1_N427908 0 1\nG_U1_U1_ABM2I4 U1_U1_N14507001 U1_U1_N427858 VALUE { IF (V(ON_INT_PRE)\n+ > 0.5, 1m, 0) }\nE_U1_U1_ABM5 U1_U1_N15516119 0 VALUE { IF(V(ON_INT_PRE) <0.5, V(VIN),0)\n+ }\nX_U1_U1_U46 U1_N03821 ON_INT_PRE U1_U1_N427964 NOR2_BASIC_GEN PARAMS:\n+ VDD=1 VSS=0 VTHRESH=500E-3\nX_U1_U1_S2 U1_U1_N427944 0 U1_U1_N427908 U1_U1_N427858 CONTROL_U1_U1_S2 \nX_U1_U1_U44 ON_INT_PRE U1_N03821 U1_U1_N427944 AND2_BASIC_GEN PARAMS:\n+ VDD=1 VSS=0 VTHRESH=500E-3\nC_U2_C2 0 U2_N14553136 1n \nR_U2_R4 U2_N14553248 U2_N14553232 10 TC=0,0 \nG_U2_G1 VIN GND TABLE { V(U2_N14553232, 0) } \n+ ( (0,0) (1.8,6.9u) (5,6.9u) )\nC_U2_C3 0 U2_N14553232 1n \nE_U2_ABM2 U2_N14553152 0 VALUE { IF (V(ON_INT_PRE) < 0.5 , V(VIN) , 0)\n+ }\nR_U2_R3 U2_N14553152 U2_N14553136 10 TC=0,0 \nE_U2_ABM3 U2_N14553248 0 VALUE { IF (V(ON_INT_PRE) > 0.5 , V(VIN) , 0)\n+ }\nG_U2_G2 VIN GND TABLE { V(U2_N14553136, 0) } \n+ ( (0,0) (1.8,2n) (5,2n) )\n.ENDS TPS22919_TRANS\n*$\n.subckt DRIVER_U1_U2_S5 1 2 3 4 \nS_U1_U2_S5 3 4 1 2 _U1_U2_S5\nRS_U1_U2_S5 1 2 1G\n.MODEL _U1_U2_S5 VSWITCH Roff=1E9 Ron=500k Voff=0.2 Von=0.8\n.ends DRIVER_U1_U2_S5\n*$\n.subckt DRIVER_U1_U2_H1 1 2 3 4 \nH_U1_U2_H1 3 4 VH_U1_U2_H1 1\nVH_U1_U2_H1 1 2 0V\n.ends DRIVER_U1_U2_H1\n*$\n.subckt DRIVER_U1_U2_S4 1 2 3 4 \nS_U1_U2_S4 3 4 1 2 _U1_U2_S4\nRS_U1_U2_S4 1 2 1G\n.MODEL _U1_U2_S4 VSWITCH Roff=1E9 Ron=27 Voff=0.2 Von=0.8\n.ends DRIVER_U1_U2_S4\n*$\n.subckt CONTROL_U1_U1_S1 1 2 3 4 \nS_U1_U1_S1 3 4 1 2 _U1_U1_S1\nRS_U1_U1_S1 1 2 1G\n.MODEL _U1_U1_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8\n.ends CONTROL_U1_U1_S1\n*$\n.subckt CONTROL_U1_U1_S3 1 2 3 4 \nS_U1_U1_S3 3 4 1 2 _U1_U1_S3\nRS_U1_U1_S3 1 2 1G\n.MODEL _U1_U1_S3 VSWITCH Roff=10G Ron=500k Voff=0.2 Von=0.8\n.ends CONTROL_U1_U1_S3\n*$\n.subckt CONTROL_U1_U1_S2 1 2 3 4 \nS_U1_U1_S2 3 4 1 2 _U1_U1_S2\nRS_U1_U1_S2 1 2 1G\n.MODEL _U1_U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8\n.ends CONTROL_U1_U1_S2\n*$\n.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 \nE_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH} & \n+ V(B) > {VTHRESH},{VSS},{VDD})}}\nRINT YINT Y 1\nCINT Y 0 1n\n.ENDS NAND2_BASIC_GEN\n*$\n.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5\t\nEIN INP1 INM1 INP INM 1 \nEHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }\nEOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }\nR1 OUT 1 1\nC1 1 0 5n\nRINP1 INP1 0 1K\n.ENDS COMPHYS_BASIC_GEN\n*$\n.MODEL DD D( IS=1F N=0.01 TT = 10p )\n*$\n.MODEL NMOS01 NMOS (VTO = 0.65 KP = 5.931 LAMBDA = 0.001)\n*$\n.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 \nE_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH} & \n+ V(B) > {VTHRESH},{VDD},{VSS})}}\nRINT YINT Y 1\nCINT Y 0 1n\n.ENDS AND2_BASIC_GEN\n*$\n.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 \nE_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH} | \n+ V(B) > {VTHRESH},{VDD},{VSS})}}\nRINT YINT Y 1\nCINT Y 0 1n\n.ENDS OR2_BASIC_GEN\n*$\n.SUBCKT BUF_BASIC_GEN A Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 \nE_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH} , \n+ {VDD},{VSS})}}\nRINT YINT Y 1\nCINT Y 0 1n\n.ENDS BUF_BASIC_GEN\n*$\n.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 \nE_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH} | \n+ V(B) > {VTHRESH},{VSS},{VDD})}}\nRINT YINT Y 1\nCINT Y 0 1n\n.ENDS NOR2_BASIC_GEN\n*$\n.SUBCKT RVAR 101 102 201 202 Params: Rref=1\n* nodes : 101 102 : nodes between which variable resistance is placed\n* 201 202 : nodes to whose voltage the resistance is proportional\n* parameters : rref : reference value of the resistance\nrin 201 202 1G; input resistance\nr 301 0 {rref}\nfcopy 0 301 vsense 1; copy output current thru Z\neout 101 106 poly(2) 201 202 301 0 0 0 0 0 1; multiply VoverZ with Vctrl\nvsense 106 102 0; sense iout\n.ENDS RVAR\n*$\n**Reset has higher priority in this latch\n.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 \nGQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}\nCQint Qint 0 1n\nRQint Qint 0 1000MEG\nD_D10 Qint MY5 D_D1\nV1 MY5 0 {VDD}\nD_D11 MYVSS Qint D_D1\nV2 MYVSS 0 {VSS} \nEQ Qqq 0 Qint 0 1\nX3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}\nRQq Qqqd1 Q 1\nEQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}\nRQb Qbr QB 1 \nCdummy1 Q 0 1n \nCdummy2 QB 0 1n\n.IC V(Qint) {VSS}\n.MODEL D_D1 D (IS = 1e-15 TT = 10p Rs=0.05 N = 0.1)\n.ENDS SRLATCHRHP_BASIC_GEN\n*$\n.SUBCKT D_D1 1 2\nD1 1 2 DD1\n.MODEL DD1 D (IS = 1e-15 TT = 10p Rs=0.05 N = 0.1)\n.ENDS D_D1\n*$\n.SUBCKT BUF_DELAY_BASIC_GEN A Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n \nE_ABMGATE1 YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , \n+ {VDD},{VSS})}}\nRINT YINT1 YINT2 1\nCINT YINT2 0 {DELAY*1.3}\nE_ABMGATE2 YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , \n+ {VDD},{VSS})}}\nRINT2 YINT3 Y 1\nCINT2 Y 0 1n\n.ENDS BUF_DELAY_BASIC_GEN\n*$\n.SUBCKT INV_BASIC_GEN A Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 \nE_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH} , \n+ {VSS},{VDD})}}\nRINT YINT Y 1\nCINT Y 0 1n\n.ENDS INV_BASIC_GEN\n*$\n.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5\t\nE_ABM Yint 0 VALUE {IF (V(INP) > \n+ V(INM), {VDD},{VSS})}\nR1 Yint Y 1\nC1 Y 0 1n\n.ENDS COMP_BASIC_GEN\n*$\n.SUBCKT RISING_ONESHOT IN OUT PARAMS: PULSE=100n VDD=1 VSS=0 VTHRESH=0.5\nD_D1 INT IN DD \nC_C1 0 INT 1n \nX_U22 INT IN_B_DELAYED INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}\n+ VTHRESH={VTHRESH}\nR_R1 IN INT {PULSE/(0.693 * 1E-9)} \nX_U1 IN IN_B_DELAYED OUT AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}\n+ VTHRESH={VTHRESH}\n.MODEL DD D( IS=1F N=0.01 TT = 10p )\n.ENDS RISING_ONESHOT\n*quot;
}