seveibar/am3352-dev-board
A 324-ball TI AM3352 ARM processor with DDR3, LCD, USB, Ethernet, storage, serial, analog, clock, reset, power, and JTAG interfaces, paired with configurable JST-GH board connectors and constrained PCB routing.
- Version
- 1.0.2
- License
- unset
- Stars
- 0
design/routing-cleanup.json
{
"changes": [
{
"net": "GND",
"removedVertices": 355,
"shortenedMm": 6.245815,
"lengthPreserved": false
},
{
"net": "VDD_CORE",
"removedVertices": 72,
"shortenedMm": 3.427818,
"lengthPreserved": false
},
{
"net": "VDD_MPU",
"removedVertices": 40,
"shortenedMm": 1.447705,
"lengthPreserved": false
},
{
"net": "V1V8",
"removedVertices": 55,
"shortenedMm": 3.885517,
"lengthPreserved": false
},
{
"net": "V3V3",
"removedVertices": 113,
"shortenedMm": 5.410502,
"lengthPreserved": false
},
{
"net": "DDR_1V5",
"removedVertices": 93,
"shortenedMm": 5.688105,
"lengthPreserved": false
},
{
"net": "A3V3",
"removedVertices": 14,
"shortenedMm": 0.271318,
"lengthPreserved": false
},
{
"net": "DDR_A5",
"removedVertices": 52,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A9",
"removedVertices": 40,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_CKn",
"removedVertices": 20,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_BA1",
"removedVertices": 72,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_CASn",
"removedVertices": 22,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_ODT",
"removedVertices": 9,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A1",
"removedVertices": 35,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D8",
"removedVertices": 21,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D9",
"removedVertices": 36,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_DQS1",
"removedVertices": 5,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_D15",
"removedVertices": 15,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D2",
"removedVertices": 31,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_DQS0",
"removedVertices": 32,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "LCD_DATA0",
"removedVertices": 2,
"shortenedMm": 0.273562,
"lengthPreserved": false
},
{
"net": "LCD_DATA4",
"removedVertices": 1,
"shortenedMm": 0.273562,
"lengthPreserved": false
},
{
"net": "LCD_DATA8",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "DDR_WEn",
"removedVertices": 17,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A4",
"removedVertices": 33,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_CK",
"removedVertices": 58,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A7",
"removedVertices": 34,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A11",
"removedVertices": 41,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_RESETn",
"removedVertices": 2,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_CSn0",
"removedVertices": 19,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_DQM1",
"removedVertices": 11,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D10",
"removedVertices": 8,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_DQSn1",
"removedVertices": 12,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_DQM0",
"removedVertices": 91,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_D3",
"removedVertices": 20,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_DQSn0",
"removedVertices": 33,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "LCD_DATA5",
"removedVertices": 1,
"shortenedMm": 0.255989,
"lengthPreserved": false
},
{
"net": "LCD_DATA9",
"removedVertices": 3,
"shortenedMm": -0.0,
"lengthPreserved": false
},
{
"net": "LCD_DATA12",
"removedVertices": 1,
"shortenedMm": 0.34315,
"lengthPreserved": false
},
{
"net": "DDR_BA2",
"removedVertices": 22,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A3",
"removedVertices": 27,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A12",
"removedVertices": 30,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A0",
"removedVertices": 23,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_CKE",
"removedVertices": 24,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D11",
"removedVertices": 13,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D0",
"removedVertices": 17,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D6",
"removedVertices": 42,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "LCD_DATA2",
"removedVertices": 7,
"shortenedMm": 0.263285,
"lengthPreserved": false
},
{
"net": "LCD_DATA6",
"removedVertices": 1,
"shortenedMm": -0.0,
"lengthPreserved": false
},
{
"net": "LCD_DATA10",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "LCD_DATA13",
"removedVertices": 2,
"shortenedMm": 0.149376,
"lengthPreserved": false
},
{
"net": "RTC_XTALOUT",
"removedVertices": 2,
"shortenedMm": 0.816586,
"lengthPreserved": false
},
{
"net": "DDR_BA0",
"removedVertices": 36,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_A10",
"removedVertices": 22,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_RASn",
"removedVertices": 11,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_VREF",
"removedVertices": 2,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "DDR_D12",
"removedVertices": 17,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_D14",
"removedVertices": 16,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "DDR_D1",
"removedVertices": 33,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "LCD_DATA3",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "LCD_DATA7",
"removedVertices": 2,
"shortenedMm": 0.273562,
"lengthPreserved": false
},
{
"net": "LCD_DATA14",
"removedVertices": 2,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "RTC_RESETn",
"removedVertices": 5,
"shortenedMm": 0.643668,
"lengthPreserved": false
},
{
"net": "DDR_A6",
"removedVertices": 45,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "LCD_DATA15",
"removedVertices": 2,
"shortenedMm": 0.117637,
"lengthPreserved": false
},
{
"net": "RTC_XTALIN",
"removedVertices": 2,
"shortenedMm": 0.529551,
"lengthPreserved": false
},
{
"net": "CAP_VDD_RTC",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "RTC_1V8",
"removedVertices": 2,
"shortenedMm": 0.398628,
"lengthPreserved": false
},
{
"net": "CAP_VDD_SRAM_CORE",
"removedVertices": 1,
"shortenedMm": 0.179836,
"lengthPreserved": false
},
{
"net": "WARMRSTn",
"removedVertices": 8,
"shortenedMm": 0.759146,
"lengthPreserved": false
},
{
"net": "TRSTn",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "CAP_VBB_MPU",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "XTALIN",
"removedVertices": 2,
"shortenedMm": 0.687713,
"lengthPreserved": false
},
{
"net": "TDO",
"removedVertices": 2,
"shortenedMm": -0.0,
"lengthPreserved": false
},
{
"net": "TMS",
"removedVertices": 3,
"shortenedMm": 0.018146,
"lengthPreserved": false
},
{
"net": "CAP_VDD_SRAM_MPU",
"removedVertices": 1,
"shortenedMm": 0.104856,
"lengthPreserved": false
},
{
"net": "XTALOUT",
"removedVertices": 15,
"shortenedMm": 0.05,
"lengthPreserved": false
},
{
"net": "TCK",
"removedVertices": 1,
"shortenedMm": 0.000586,
"lengthPreserved": false
},
{
"net": "EMU1",
"removedVertices": 2,
"shortenedMm": 0.273562,
"lengthPreserved": false
},
{
"net": "EMU0",
"removedVertices": 2,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "UART0_RXD",
"removedVertices": 7,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "MMC0_DAT1",
"removedVertices": 1,
"shortenedMm": 0.169878,
"lengthPreserved": false
},
{
"net": "SPI0_CS0",
"removedVertices": 69,
"shortenedMm": 0.001172,
"lengthPreserved": false
},
{
"net": "SPI0_D1",
"removedVertices": 77,
"shortenedMm": 0.041421,
"lengthPreserved": false
},
{
"net": "I2C0_SCL",
"removedVertices": 9,
"shortenedMm": 3.883097,
"lengthPreserved": false
},
{
"net": "UART0_TXD",
"removedVertices": 8,
"shortenedMm": 0.051549,
"lengthPreserved": false
},
{
"net": "MMC0_DAT0",
"removedVertices": 3,
"shortenedMm": 0.249025,
"lengthPreserved": false
},
{
"net": "USB0_ID",
"removedVertices": 2,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "SPI0_SCLK",
"removedVertices": 31,
"shortenedMm": 0.088454,
"lengthPreserved": false
},
{
"net": "SPI0_D0",
"removedVertices": 29,
"shortenedMm": 0.029289,
"lengthPreserved": false
},
{
"net": "I2C0_SDA",
"removedVertices": 6,
"shortenedMm": 0.105735,
"lengthPreserved": false
},
{
"net": "MMC0_CLK",
"removedVertices": 1,
"shortenedMm": 0.013255,
"lengthPreserved": false
},
{
"net": "MMC0_DAT2",
"removedVertices": 1,
"shortenedMm": 0.041005,
"lengthPreserved": false
},
{
"net": "MMC0_CMD",
"removedVertices": 2,
"shortenedMm": 0.273562,
"lengthPreserved": false
},
{
"net": "USB0_DM",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": true
},
{
"net": "SYS_5V",
"removedVertices": 5,
"shortenedMm": 0.467631,
"lengthPreserved": false
},
{
"net": "VIN_5V",
"removedVertices": 4,
"shortenedMm": 0.244273,
"lengthPreserved": false
},
{
"net": "SW1",
"removedVertices": 2,
"shortenedMm": 0.444026,
"lengthPreserved": false
},
{
"net": "SW2",
"removedVertices": 1,
"shortenedMm": 0.063265,
"lengthPreserved": false
},
{
"net": "PMIC_PB",
"removedVertices": 1,
"shortenedMm": 0.199167,
"lengthPreserved": false
},
{
"net": "PMIC_BYPASS",
"removedVertices": 1,
"shortenedMm": 0.0,
"lengthPreserved": false
},
{
"net": "DDR_ZQ",
"removedVertices": 1,
"shortenedMm": -0.0,
"lengthPreserved": true
},
{
"net": "BOOT_SEL15",
"removedVertices": 1,
"shortenedMm": -0.0,
"lengthPreserved": false
},
{
"net": "source_trace_744",
"removedVertices": 1,
"shortenedMm": 0.349715,
"lengthPreserved": false
}
],
"removedVertices": 2233,
"shortenedMm": 39.5047
}