ShiboSoftwareDev/nema8-20mm-dual-usbc-stepper-controller
A compact 4-layer USB‑C PD/data controller board using a CH32X035 MCU and TMC2209 driver to power and control a NEMA‑8 stepper motor, with 3.3‑V regulation, USB ESD/reverse-polarity/TVS protection, current sensing, and boot control.
- Version
- 1.0.12
- License
- unset
- Stars
- 0
index.circuit.tsx
PCB
Schematic
import { Fragment } from "react"
import { AutoroutingPipelineSolver9_PreloadedTraceGraph } from "@tscircuit/capacity-autorouter"
import releaseV1011AutorouterTraces from "./routes/release-v1.0.11-autorouter-traces.json"
import { BAT54KFILM } from "./imports/BAT54KFILM"
import { BAT54WS } from "./imports/BAT54WS"
import { BM04B_SRSS_TB_LF__SN_ } from "./imports/BM04B_SRSS_TB_LF__SN_"
import { BSMD1206_110_16V } from "./imports/BSMD1206_110_16V"
import { CH32X035F8U6_ALT } from "./imports/CH32X035F8U6_ALT"
import { USB4145_03_0070_C } from "./imports/USB4145_03_0070_C"
import { HT7533_1 } from "./imports/HT7533_1"
import { PMEG6020ELRX } from "./imports/PMEG6020ELRX"
import { PT1206FR_7W0R33L } from "./imports/PT1206FR_7W0R33L"
import { TMC2209_LA_T } from "./imports/TMC2209_LA_T"
import { TL3780AF100QG } from "./imports/TL3780AF100QG"
import { USBLC6_2SC6 } from "./imports/USBLC6_2SC6"
const resistorParts: Record<string, string> = {
"27": "C25100",
"1k": "C11702",
"4.7k": "C25900",
"5.1k": "C25905",
"10k": "C25744",
"12k": "C25752",
"47k": "C25792",
"100k": "C25741",
"270k": "C25770",
}
const capacitorParts: Record<string, { part: string; footprint: string; voltage: string }> = {
"22nF_50V": { part: "C1532", footprint: "0402", voltage: "50V" },
"100nF": { part: "C1525", footprint: "0402", voltage: "16V" },
"100nF_50V": { part: "C14663", footprint: "0603", voltage: "50V" },
"2.2uF_10V": { part: "C107370", footprint: "0402", voltage: "10V" },
"2.2uF": { part: "C23630", footprint: "0603", voltage: "16V" },
"10uF_25V": { part: "C96446", footprint: "0603", voltage: "25V" },
}
const R = ({ name, resistance, connections: _connections, ...props }: any) => (
<resistor
name={name}
resistance={resistance}
footprint="0402"
supplierPartNumbers={{ jlcpcb: [resistorParts[resistance]] }}
{...props}
/>
)
const C = ({ name, value, connections: _connections, ...props }: any) => {
const item = capacitorParts[value]
return (
<capacitor
name={name}
capacitance={value.replace(/_\d+V$/, "")}
footprint={item.footprint}
maxVoltageRating={item.voltage}
maxDecouplingTraceLength="50mm"
supplierPartNumbers={{ jlcpcb: [item.part] }}
{...props}
/>
)
}
const nets = [
"GND",
"PD_VBUS_RAW",
"PD_VBUS_FUSED",
"VM",
"USB_5V",
"LOGIC_IN",
"VIO",
"PD_CC1",
"PD_CC2",
"DATA_CC1",
"DATA_CC2",
"USB_DM_CONN",
"USB_DP_CONN",
"USB_DM",
"USB_DP",
"BOOT_BIAS",
"VBUS_ADC",
"DIAG",
"STEP",
"DIR",
"ENN",
"STDBY",
"UART_MCU",
"UART_DRV",
"V5_DRV",
"VREF",
"CP_HI",
"CP_LO",
"VCP",
"SENSE_A",
"SENSE_B",
"MOTOR_A_NEG",
"MOTOR_A_POS",
"MOTOR_B_POS",
"MOTOR_B_NEG",
] as const
const sheets = {
power: "power",
control: "control",
driver: "driver",
} as const
const sections = {
pdInput: "pd_input",
logicPower: "logic_power",
usbData: "usb_data",
controller: "controller",
driverCore: "driver_core",
} as const
const driverX = 0
const driverY = -0.5
const mcuX = 5.6
const mcuY = 0
const thermalViaOffsets = [
[-0.7, -0.7], [-0.7, 0.7], [0.7, -0.7], [0.7, 0.7],
] as const
const motorMountingHoles = [
{ name: "MOTOR_M2_UPPER_LEFT", x: -7.7, y: 7.7 },
{ name: "MOTOR_M2_UPPER_RIGHT", x: 7.7, y: 7.7 },
{ name: "MOTOR_M2_LOWER_LEFT", x: -7.7, y: -7.7 },
{ name: "MOTOR_M2_LOWER_RIGHT", x: 7.7, y: -7.7 },
] as const
// The 8HS15-0604S manufacturer STEP model uses 4.0 mm diameter rear screw
// heads. The 2.1 mm radius covers the full 2.0 mm head radius plus the
// 0.1 mm radial play of the 2.2 mm PCB hole around an M2 screw.
const motorMountingClearanceRadius = 2.1
const verticalUsbShellPaths = [
{ pin: "GND1", x: -3.8475, y: 1.4299 },
{ pin: "GND2", x: 4.1525, y: 1.4299 },
{ pin: "GND3", x: -3.8475, y: -1.4299 },
{ pin: "GND4", x: 4.1525, y: -1.4299 },
] as const
const traceWidthForNet = (name: (typeof nets)[number]) => {
if (name === "MOTOR_A_NEG") return "0.45mm"
if (name.startsWith("MOTOR_")) return "0.3mm"
if (name.startsWith("SENSE_")) return "0.3mm"
if (name === "PD_VBUS_RAW" || name === "PD_VBUS_FUSED") return "0.5mm"
if (name === "VM") return "0.56mm"
if (["USB_5V", "LOGIC_IN", "VIO", "V5_DRV", "VCP"].includes(name)) return "0.25mm"
return "0.15mm"
}
// Ground is carried by a dedicated inner-1 plane. Every outer-layer ground
// land gets a full-stack 0.30/0.45 mm through-via fanout into that plane.
const driverEpGroundPaths = [
{ from: ".U_DRV > .GND2", path: [
{ x: -0.5, y: -1.3 },
{ x: 0, y: 0 },
] },
{ from: ".U_DRV > .GND1", path: [
{ x: 0, y: 1.3 },
{ x: 0, y: 0 },
] },
{ from: ".U_DRV > .SPREAD", path: [
{ x: 1.6, y: -2.5 }, { x: 1.6, y: -1.4 }, { x: 0, y: 0 },
] },
{ from: ".U_DRV > .MS1_AD0", path: [
{ x: 1.4, y: -1.0 }, { x: 0, y: 0 },
] },
{ from: ".U_DRV > .MS2_AD1", path: [
{ x: 1.4, y: -0.5 }, { x: 0, y: 0 },
] },
{ from: ".U_DRV > .CLK", path: [
{ x: 1.4, y: 1.0 }, { x: 0, y: 0 },
] },
{ from: ".U_DRV > .UNUSED", path: [
{ x: -1.4, y: 0 }, { x: 0, y: 0 },
] },
] as const
const groundFanouts = [
// Coordinates are local to each source component (the pcbPath convention).
{ from: ".C_VM_HF1 > .pin2", x: 1.4, y: 0, fromLayer: "top" },
{ from: ".D_VM_TVS > .anode", x: 2.5, y: 0, fromLayer: "bottom" },
{ from: ".C_VM_BULK1 > .pin2", x: -1.33, y: -0.6, fromLayer: "bottom" },
{ from: ".C_VM_BULK2 > .pin2", x: -0.83, y: -0.8, fromLayer: "bottom" },
{ from: ".R_PD_CC1 > .pin2", x: -1.1, y: 0, fromLayer: "bottom" },
{ from: ".R_PD_CC2 > .pin2", x: -1.1, y: 0, fromLayer: "bottom" },
{ from: ".R_DATA_CC1 > .pin2", x: -0.51, y: 0.65, fromLayer: "bottom" },
{ from: ".R_DATA_CC2 > .pin2", x: -0.51, y: -0.65, fromLayer: "bottom" },
{ from: ".U_3V3 > .GND", x: -2.9, y: -1.55, fromLayer: "bottom" },
{ from: ".C_LDO_OUT > .pin2", x: -0.4, y: 0.6, fromLayer: "bottom" },
{ from: ".C_MCU_HF > .pin2", x: -0.1, y: 0.3, fromLayer: "bottom" },
{ from: ".C_MCU_BULK > .pin2", x: -0.5, y: 0.2, fromLayer: "bottom" },
{ from: ".R_STDBY_PD > .pin2", x: 1.1, y: 0, fromLayer: "top" },
{ from: ".C_VIO > .pin2", x: 3.3, y: 0, fromLayer: "top" },
{ from: ".R_VREF_BOTTOM > .pin2", x: -0.7, y: 0.8, fromLayer: "bottom" },
{ from: ".R_VBUS_BOTTOM > .pin2", x: 0.8, y: 0, fromLayer: "top" },
{ from: ".R_SENSE_A > .pin2", x: -2.2, y: 0, fromLayer: "bottom" },
{ from: ".R_SENSE_B > .pin2", x: -2.0, y: 1.0, fromLayer: "bottom" },
] as const
// Explicitly enumerate the signal/power routes so the default autorouter does
// not waste channels trying to duplicate the copper-pour ground network.
const routedConnections = [
[".J_USB_PD > .VBUS1", ".F1 > .pin1"],
[".J_USB_PD > .VBUS2", ".F1 > .pin1"],
[".F1 > .pin2", ".D_BLOCK > .anode"],
[".D_BLOCK > .cathode", ".D_VM_TVS > .cathode"],
[".D_VM_TVS > .cathode", ".C_VM_BULK1 > .pin1"],
[".C_VM_BULK1 > .pin1", ".C_VM_BULK2 > .pin1"],
[".C_VM_BULK2 > .pin1", ".D_LOGIC_PD > .anode"],
[".D_LOGIC_PD > .anode", ".R_VBUS_TOP > .pin1"],
[".D_LOGIC_PD > .anode", ".C_VM_HF1 > .pin1"],
[".C_VM_HF1 > .pin1", ".U_DRV > .VS1"],
[".U_DRV > .VS1", ".U_DRV > .VS2"],
[".C_VM_HF1 > .pin1", ".C_VCP > .pin2"],
[".J_USB_DATA > .VBUS1", ".D_LOGIC_USB > .anode"],
[".J_USB_DATA > .VBUS2", ".D_LOGIC_USB > .anode"],
[".D_LOGIC_PD > .cathode", ".D_LOGIC_USB > .cathode"],
[".D_LOGIC_USB > .cathode", ".U_3V3 > .VIN"],
[".U_3V3 > .VIN", ".C_LDO_IN > .pin1"],
[".U_3V3 > .VOUT", ".C_LDO_OUT > .pin1"],
[".C_LDO_OUT > .pin1", ".U_MCU > .VDD"],
[".U_MCU > .VDD", ".C_MCU_HF > .pin1"],
[".C_MCU_HF > .pin1", ".C_MCU_BULK > .pin1"],
[".C_MCU_HF > .pin1", ".R_BOOT > .pin1"],
[".C_MCU_BULK > .pin1", ".R_EN_PU > .pin1"],
[".R_EN_PU > .pin1", ".U_DRV > .VCC_IO"],
[".U_DRV > .VCC_IO", ".C_VIO > .pin1"],
[".U_DRV > .VCC_IO", ".U_USB_ESD > .VBUS"],
[".J_USB_PD > .CC1", ".U_MCU > .CC1"],
[".J_USB_PD > .CC2", ".U_MCU > .CC2"],
[".J_USB_DATA > .CC1", ".R_DATA_CC1 > .pin1"],
[".J_USB_DATA > .CC2", ".R_DATA_CC2 > .pin1"],
[".J_USB_DATA > .DN1", ".U_USB_ESD > .DM_IN"],
[".J_USB_DATA > .DN2", ".U_USB_ESD > .DM_IN"],
[".J_USB_DATA > .DP1", ".U_USB_ESD > .DP_IN"],
[".J_USB_DATA > .DP2", ".U_USB_ESD > .DP_IN"],
[".U_USB_ESD > .DM_OUT", ".U_MCU > .USB_DM"],
[".U_USB_ESD > .DP_OUT", ".U_MCU > .USB_DP"],
[".U_MCU > .USB_DP", ".SW_BOOT > .pin102"],
[".R_BOOT > .pin2", ".SW_BOOT > .pin101"],
[".R_VBUS_TOP > .pin2", ".R_VBUS_BOTTOM > .pin1"],
[".R_VBUS_BOTTOM > .pin1", ".U_MCU > .VBUS_ADC"],
[".U_DRV > .DIAG", ".U_MCU > .DIAG_IN"],
[".U_DRV > .STEP", ".U_MCU > .STEP_OUT"],
[".U_DRV > .DIR", ".U_MCU > .DIR_OUT"],
[".R_EN_PU > .pin2", ".U_MCU > .ENABLE_OUT"],
[".U_DRV > .ENN", ".R_EN_PU > .pin2"],
[".U_DRV > .STDBY", ".U_MCU > .STDBY_OUT"],
[".U_DRV > .STDBY", ".R_STDBY_PD > .pin1"],
[".U_MCU > .UART1", ".U_DRV > .PDN_UART"],
[".U_MCU > .UART1", ".U_DRV > .PDN_UART"], // reserved duplicate; not rendered
[".U_DRV > .5VOUT", ".C_5V > .pin1"],
[".C_5V > .pin1", ".R_VREF_TOP > .pin1"],
[".R_VREF_TOP > .pin2", ".R_VREF_BOTTOM > .pin1"],
[".R_VREF_BOTTOM > .pin1", ".C_VREF > .pin1"],
[".C_VREF > .pin1", ".U_DRV > .VREF"],
[".U_DRV > .CPO", ".C_CP > .pin1"],
[".U_DRV > .CPI", ".C_CP > .pin2"],
[".U_DRV > .VCP", ".C_VCP > .pin1"],
[".U_DRV > .BRA", ".R_SENSE_A > .pin1"],
[".U_DRV > .BRB", ".R_SENSE_B > .pin1"],
[".U_DRV > .OA2", ".J_MOTOR > .pin1"],
[".U_DRV > .OA1", ".J_MOTOR > .pin2"],
[".U_DRV > .OB1", ".J_MOTOR > .pin3"],
[".U_DRV > .OB2", ".J_MOTOR > .pin4"],
[".C_VM_HF1 > .pin2", ".U_DRV > .GND1"],
[".D_VM_TVS > .anode", ".C_VM_BULK1 > .pin2"],
[".D_VM_TVS > .anode", ".C_VM_BULK2 > .pin2"],
[".U_DRV > .SPREAD", ".U_DRV > .EP"],
[".U_DRV > .MS1_AD0", ".U_DRV > .EP"],
[".U_DRV > .MS2_AD1", ".U_DRV > .EP"],
[".U_DRV > .CLK", ".U_DRV > .EP"],
[".U_DRV > .UNUSED", ".U_DRV > .EP"],
[".R_DATA_CC1 > .pin2", ".R_DATA_CC2 > .pin2"],
[".R_DATA_CC2 > .pin2", ".U_MCU > .GND"],
[".U_USB_ESD > .GND", ".J_USB_DATA > .GND1"],
[".C_LDO_IN > .pin2", ".U_3V3 > .GND"],
[".C_LDO_OUT > .pin2", ".C_LDO_IN > .pin2"],
[".U_3V3 > .GND", ".J_USB_DATA > .EH3"],
[".C_MCU_HF > .pin2", ".U_MCU > .GND"],
[".C_MCU_BULK > .pin2", ".U_MCU > .GND"],
[".R_STDBY_PD > .pin2", ".U_DRV > .EP"],
[".C_5V > .pin2", ".U_DRV > .EP"],
[".C_VIO > .pin2", ".U_DRV > .EP"],
[".R_VREF_BOTTOM > .pin2", ".U_DRV > .EP"],
[".C_VREF > .pin2", ".U_DRV > .EP"],
[".R_VBUS_BOTTOM > .pin2", ".U_MCU > .GND"],
[".C_VM_BULK1 > .pin2", ".J_USB_PD > .GND1"],
[".C_VM_BULK2 > .pin2", ".J_USB_PD > .GND2"],
[".R_SENSE_A > .pin2", ".U_DRV > .EP"],
[".R_SENSE_B > .pin2", ".U_DRV > .EP"],
] as const
const traceWidthForRouteIndex = (index: number) => {
if (index <= 2) return "0.5mm"
if (index <= 11) return "0.56mm"
if (index >= 57 && index <= 58) return "0.3mm"
if (index === 59) return "0.45mm"
if (index >= 60 && index <= 62) return "0.3mm"
if (index === 63) return "0.3mm"
if (index === 64 || index === 65) return "0.5mm"
if (index >= 71 && index <= 73) return "0.2mm"
if (index >= 74 && index <= 76) return "0.25mm"
if (index >= 77 && index <= 83) return "0.2mm"
if (index === 84) return "0.2mm"
if (index === 85 || index === 86) return "0.5mm"
if (index === 87 || index === 88) return "0.3mm"
if ((index >= 12 && index <= 25) || index === 49 || index === 50 || index === 56) return "0.25mm"
if (index === 54 || index === 55) return "0.2mm"
return "0.15mm"
}
const routeNames = (start: number, end: number) =>
Array.from({ length: end - start + 1 }, (_, offset) => `ROUTE_${start + offset}`)
// Keep signal and power nets under the default autorouter. This avoids the
// partial-layer via definitions that hand routing can accidentally introduce;
// every layer transition is generated as a normal plated through-via.
const manualRouteIndexes = new Set<number>([51])
const manualPcbPathForRouteIndex = (index: number): any[] | undefined => {
if (index === 14) return [
{ x: 0.8, y: 1.6 },
{ x: 4.6, y: 1.6 },
{ x: 4.6, y: 0.6 },
{ x: 4.34, y: 0.6 },
]
if (index === 15) return [
{ x: 1.14, y: 0 },
{ x: 0.2, y: 0.5 },
{ x: 0.2, y: 10.5 },
{ x: 1.1, y: 10.5 },
{ x: 1.1, y: 12.6 },
{ x: 0.63, y: 12.6 },
]
if (index === 16) return [
{ x: 1.23, y: 0 },
{ x: 1.6, y: -1.0 },
{ x: 1.6, y: -2.975 },
]
if (index === 24) return [
{ x: 1.8, y: 2.5 },
{ x: 3.2, y: 2.3 },
]
if (index === 26) return [
{ x: -0.55, y: 1.2 },
{ x: -0.55, y: 1.2, via: true, fromLayer: "top", toLayer: "inner2" },
{ x: -0.55, y: 1.2 },
{ x: 5.4, y: 1.2 },
{ x: 4.7, y: 4.2 },
{ x: 4.7, y: 4.2, via: true, fromLayer: "inner2", toLayer: "bottom" },
{ x: 4.7, y: 4.2 },
{ x: 4.9, y: 4.6 },
]
if (index === 27) return [
{ x: 0.55, y: 1.2 },
{ x: 0.55, y: 1.2, via: true, fromLayer: "top", toLayer: "inner1" },
{ x: 0.55, y: 1.2 },
{ x: 0.55, y: 4.7 },
{ x: 4.0, y: 4.7 },
{ x: 4.0, y: 4.7, via: true, fromLayer: "inner1", toLayer: "bottom" },
{ x: 4.0, y: 4.7 },
{ x: 4.5, y: 5.0 },
]
if (index === 28) return [
{ x: -0.5975668, y: 1.479931 },
{ x: -0.5975668, y: 0.6 },
{ x: -2.4, y: 0.6 },
{ x: -2.4, y: 0.6, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: -2.4, y: 0.6 },
{ x: -1.7, y: 0.51 },
]
if (index === 29) return [
{ x: 0.9025572, y: -1.479931 },
{ x: 0.9025572, y: -0.7 },
{ x: 2.4, y: -0.7 },
{ x: 2.4, y: -0.7, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: 2.4, y: -0.7 },
{ x: 1.7, y: 0.51 },
]
if (index === 30) return [
{ x: 0.4024312, y: 1.479931 },
{ x: 0.8, y: 0.9 },
{ x: 1.4, y: 0.4 },
{ x: 1.4, y: 0.4, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: 1.4, y: 0.4 },
{ x: 0.95, y: -1.1491 },
]
if (index === 31) return [
{ x: -0.0974408, y: -1.479931 },
{ x: -0.0974408, y: -2.1 },
{ x: 1.4, y: -2.2 },
{ x: 1.4, y: -2.2, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: 1.4, y: -2.2 },
{ x: 0.95, y: -1.1491 },
]
if (index === 32) return [
{ x: -0.0974408, y: 1.479931 },
{ x: -0.8, y: 0.9 },
{ x: -1.4, y: 0.4 },
{ x: -1.4, y: 0.4, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: -1.4, y: 0.4 },
{ x: -0.95, y: -1.1491 },
]
if (index === 33) return [
{ x: 0.4024312, y: -1.479931 },
{ x: 0.4024312, y: -2.1 },
{ x: -1.4, y: -2.2 },
{ x: -1.4, y: -2.2, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: -1.4, y: -2.2 },
{ x: -0.95, y: -1.1491 },
]
if (index === 34) return [
{ x: 1.0, y: -2.4 },
{ x: 1.0, y: -2.4, via: true, fromLayer: "bottom", toLayer: "inner2" },
{ x: 1.0, y: -2.4 },
{ x: 1.0, y: -5.6 },
{ x: -1.2, y: -7.8 },
{ x: -7.3, y: -7.8 },
{ x: -7.3, y: -7.8, via: true, fromLayer: "inner2", toLayer: "bottom" },
{ x: -7.3, y: -7.8 },
{ x: -7.3, y: -5.0 },
{ x: -7.0, y: -4.5 },
]
if (index === 36) return [
{ x: 0, y: 2.3 },
{ x: 0, y: 2.3, via: true, fromLayer: "bottom", toLayer: "inner1" },
{ x: 0, y: 2.3 },
{ x: -2.7, y: 2.3 },
{ x: -2.7, y: -5.5 },
{ x: -3.2, y: -5.5 },
{ x: -3.2, y: -5.5, via: true, fromLayer: "inner1", toLayer: "top" },
{ x: -3.2, y: -5.5 },
]
if (index === 39) return [
{ x: 0.8, y: 1.0 },
{ x: 0.8, y: 1.0, via: true, fromLayer: "top", toLayer: "inner2" },
{ x: 0.8, y: 1.0 },
{ x: -2.6, y: 6.7 },
{ x: -2.6, y: 6.7, via: true, fromLayer: "inner2", toLayer: "bottom" },
{ x: -2.6, y: 6.7 },
]
if (index === 41) return [
{ x: 1.0, y: 3.3 },
{ x: 1.0, y: 3.3, via: true, fromLayer: "top", toLayer: "inner2" },
{ x: 1.0, y: 3.3 },
{ x: 1.5, y: 2.3 },
{ x: 1.5, y: -0.5 },
{ x: 3.2, y: -0.7 },
{ x: 3.2, y: -0.7, via: true, fromLayer: "inner2", toLayer: "bottom" },
{ x: 3.2, y: -0.7 },
{ x: 3.2, y: 0.1 },
]
if (index === 42) return [
{ x: -0.5, y: 2.5 },
{ x: -0.5, y: 3.3 },
{ x: 3.2, y: 3.3 },
{ x: 3.2, y: 3.3, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: 3.2, y: 0.5 },
{ x: 3.8, y: 0.5 },
]
if (index === 43) return [
{ x: -1.0, y: -3.2 },
{ x: -1.0, y: -3.2, via: true, fromLayer: "top", toLayer: "inner2" },
{ x: -1.0, y: -3.2 },
{ x: 3.5, y: -3.2 },
{ x: 3.5, y: 0.7 },
{ x: 3.7, y: 0.7 },
{ x: 3.7, y: 0.7, via: true, fromLayer: "inner2", toLayer: "bottom" },
{ x: 3.7, y: 0.7 },
]
if (index === 44) return [
{ x: -0.8, y: -3.2 },
{ x: -3.6, y: -3.2 },
]
if (index === 45) return [
{ x: -1.0, y: 3.3 },
{ x: -2.2, y: 3.3 },
{ x: -2.2, y: 3.3, via: true, fromLayer: "top", toLayer: "inner2" },
{ x: -2.2, y: 3.3 },
{ x: -2.2, y: 3.7 },
{ x: 3.1, y: 3.7 },
{ x: 3.1, y: 3.2 },
{ x: 3.1, y: 3.2, via: true, fromLayer: "inner2", toLayer: "bottom" },
{ x: 3.1, y: 3.2 },
{ x: 3.1, y: 2.5 },
{ x: 4.5, y: 2.5 },
{ x: 4.5, y: 2.0 },
]
if (index === 46) return [
{ x: -1.0, y: 3.0 },
{ x: -4.7, y: 2.7 },
]
if (index === 47) return [
{ x: 2.1, y: -0.8 },
{ x: 2.1, y: -1.2 },
{ x: 2.1, y: -1.2, via: true, fromLayer: "bottom", toLayer: "top" },
{ x: 2.1, y: -1.2 },
]
if (index === 49) return [
{ x: 3.0, y: -1.5 },
{ x: 3.5, y: -2.5 },
]
if (index === 50) return [
{ x: 0, y: -0.9 },
{ x: 0, y: -0.9, via: true, fromLayer: "top", toLayer: "inner1" },
{ x: 0, y: -0.9 },
{ x: 0, y: -0.6 },
{ x: -4.1, y: -0.6 },
{ x: -4.1, y: 0.6 },
{ x: -4.1, y: 0.6, via: true, fromLayer: "inner1", toLayer: "bottom" },
{ x: -4.1, y: 0.6 },
{ x: -4.1, y: 1.61 },
]
if (index === 51) return [
{ x: -0.51, y: 0 },
{ x: -0.51, y: -0.8 },
{ x: 2.81, y: -0.8 },
{ x: 2.81, y: 0 },
]
if (index === 52) return [
{ x: 0.51, y: -0.7 },
{ x: 2.81, y: -0.7 },
]
if (index === 53) return [
{ x: 0.2, y: 0 },
{ x: 0.2, y: 1.3 },
{ x: 0.2, y: 1.3, via: true, fromLayer: "bottom", toLayer: "top" },
{ x: 0.2, y: 1.3 },
]
if (index === 54) return [{ x: 0, y: -3.2 }]
if (index === 55) return [{ x: 0.5, y: -3.2 }]
if (index === 56) return [
{ x: 1.0, y: -3.1 },
{ x: 1.5, y: -3.3 },
{ x: 2.19, y: -3.3 },
]
if (index === 59) return [
{ x: -2.0, y: 2.0 },
{ x: -8.3, y: 2.0 },
]
if (index === 60) return [
{ x: -3.0, y: 0.5 },
{ x: -3.5, y: 1.0 },
{ x: -8.3, y: 1.0 },
]
if (index === 61) return [
{ x: -3.0, y: -0.5 },
{ x: -3.5, y: 0 },
{ x: -8.3, y: 0 },
]
if (index === 62) return [
{ x: -2.5, y: -1.5 },
{ x: -6.8, y: -1.5 },
{ x: -8.3, y: -1.0 },
]
if (index === 57) return [
{ x: -2.2, y: 1.0 },
{ x: -2.2, y: 1.0, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: -2.2, y: 1.0 },
]
if (index === 58) return [
{ x: -2.2, y: -1.0 },
{ x: -2.2, y: -1.0, via: true, fromLayer: "top", toLayer: "bottom" },
{ x: -2.2, y: -1.0 },
]
return undefined
}
const routePhaseForIndex = (index: number) => {
if (index === 40 || manualRouteIndexes.has(index)) return null
return 1
}
const replaceAutoroutedRoute = (trace: any, route: any[]) => {
const original = trace.route ?? []
const firstPort = original.find((point: any) => point.start_pcb_port_id)?.start_pcb_port_id
const lastPort = [...original].reverse().find((point: any) => point.end_pcb_port_id)?.end_pcb_port_id
return {
...trace,
route: route.map((point, index) => ({
...point,
...(index === 0 && firstPort ? { start_pcb_port_id: firstPort } : {}),
...(index === route.length - 1 && lastPort ? { end_pcb_port_id: lastPort } : {}),
})),
}
}
const postprocessDenseUsbRoutes = (traces: any[]) => traces.map((trace: any) => {
const traceIdentity = `${trace.connection_name ?? ""} ${trace.pcb_trace_id ?? ""}`
const route = trace.route ?? []
const touches = (x: number, y: number) => route.some((point: any) =>
Math.abs((point.x ?? Infinity) - x) < 0.01 && Math.abs((point.y ?? Infinity) - y) < 0.01)
if (traceIdentity.includes("ROUTE_28") || touches(-0.69, 8.6)) {
return replaceAutoroutedRoute(trace, [
{ route_type: "wire", x: 2.4, y: 3.876, width: 0.15, layer: "top" },
{ route_type: "wire", x: 2.4, y: 3.0, width: 0.15, layer: "top" },
{ route_type: "via", x: 2.4, y: 3.0, from_layer: "top", to_layer: "inner2", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 2.4, y: 3.0, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: 1.9, y: 4.2, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: 1.9, y: 8.0, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: -0.69, y: 8.0, width: 0.15, layer: "inner2" },
{ route_type: "via", x: -0.69, y: 8.0, from_layer: "inner2", to_layer: "bottom", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: -0.69, y: 8.0, width: 0.15, layer: "bottom" },
{ route_type: "wire", x: -0.69, y: 8.6, width: 0.15, layer: "bottom" },
])
}
if (traceIdentity.includes("ROUTE_29") || touches(1.31, 8.6)) {
return replaceAutoroutedRoute(trace, [
{ route_type: "wire", x: -0.75, y: 3.876, width: 0.15, layer: "top" },
{ route_type: "wire", x: -0.75, y: 3.1, width: 0.15, layer: "top" },
{ route_type: "via", x: -0.75, y: 3.1, from_layer: "top", to_layer: "inner2", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: -0.75, y: 3.1, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: -0.75, y: 7.4, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: 1.31, y: 7.4, width: 0.15, layer: "inner2" },
{ route_type: "via", x: 1.31, y: 7.4, from_layer: "inner2", to_layer: "bottom", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 1.31, y: 7.4, width: 0.15, layer: "bottom" },
{ route_type: "wire", x: 1.31, y: 8.6, width: 0.15, layer: "bottom" },
])
}
if (traceIdentity.includes("ROUTE_34") || traceIdentity.includes("source_trace_34") || touches(2.15, 6.1491)) {
return replaceAutoroutedRoute(trace, [
{ route_type: "wire", x: 2.15, y: 6.1491, width: 0.15, layer: "bottom" },
{ route_type: "wire", x: 3.6, y: 6.0, width: 0.15, layer: "bottom" },
{ route_type: "via", x: 3.6, y: 6.0, from_layer: "bottom", to_layer: "inner2", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 3.6, y: 6.0, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: 6.8, y: 6.0, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: 9.0, y: 3.8, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: 9.0, y: -2.3, width: 0.15, layer: "inner2" },
{ route_type: "via", x: 9.0, y: -2.3, from_layer: "inner2", to_layer: "bottom", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 9.0, y: -2.3, width: 0.15, layer: "bottom" },
{ route_type: "wire", x: 6.2, y: -2.3, width: 0.15, layer: "bottom" },
{ route_type: "wire", x: 5.7, y: -2.0, width: 0.15, layer: "bottom" },
{ route_type: "wire", x: 5.7, y: -1.5, width: 0.15, layer: "bottom" },
])
}
if (traceIdentity.includes("ROUTE_36") || traceIdentity.includes("source_trace_36") || (touches(5.3, -1.5) && touches(7.6, 6.150492))) {
return replaceAutoroutedRoute(trace, [
{ route_type: "wire", x: 5.3, y: -1.5, width: 0.15, layer: "bottom" },
{ route_type: "wire", x: 5.3, y: -1.9, width: 0.15, layer: "bottom" },
{ route_type: "via", x: 5.3, y: -1.9, from_layer: "bottom", to_layer: "inner1", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 5.3, y: -1.9, width: 0.15, layer: "inner1" },
{ route_type: "wire", x: 8.0, y: -1.9, width: 0.15, layer: "inner1" },
{ route_type: "wire", x: 8.0, y: 5.5, width: 0.15, layer: "inner1" },
{ route_type: "wire", x: 8.5, y: 5.5, width: 0.15, layer: "inner1" },
{ route_type: "via", x: 8.5, y: 5.5, from_layer: "inner1", to_layer: "top", via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 8.5, y: 5.5, width: 0.15, layer: "top" },
{ route_type: "wire", x: 7.6, y: 6.150492, width: 0.15, layer: "top" },
])
}
return trace
})
// The default solver is deterministic for this dense 20 mm layout. Apply a
// small set of deterministic clearance corrections to its completed routes.
// The default autorouter still provides the topology and the untouched routes.
const applyDeterministicClearanceCorrections = (traces: any[]) => {
const correctionMode = (globalThis as any).process?.env?.TSCI_CORRECTION_MODE ?? "generic"
const fusePlacementShim = 0.2
const pointMoves = [
{ from: [0.6072492456800926, 4.83008417789855], to: [0.4072, 4.6301] },
{ from: [-2.859910649073286, 1.6044369571612076], to: [-2.7599, 1.7044] },
{ from: [-2.4924490000000006, -2.7750009999999996], to: [-2.3924, -2.575] },
] as const
const matches = (point: any, [x, y]: readonly [number, number]) =>
Math.hypot((point.x ?? Infinity) - x, (point.y ?? Infinity) - y) < 1e-5
const wire = (layer: string, x: number, y: number, width = 0.15) =>
({ route_type: "wire", layer, x, y, width })
const via = (fromLayer: string, toLayer: string, x: number, y: number) => ({
route_type: "via",
x,
y,
from_layer: fromLayer,
to_layer: toLayer,
via_diameter: 0.45,
via_hole_diameter: 0.3,
})
const enableToPullupTraceId = "source_trace_42__source_trace_43_mst0_0"
const enableToMcuTraceId = "source_trace_42__source_trace_43_mst1_0"
const logicInputTraceId = "source_trace_14__source_trace_15__source_trace_16_mst1_0"
const vioTraceId = "source_trace_17__source_trace_18__source_trace_19__source_trace_20__source_trace_21__source_trace_22__source_trace_23__source_trace_24__source_trace_25_mst8_0"
const vmSenseBTraceId = "source_trace_3__source_trace_4__source_trace_5__source_trace_6__source_trace_7__source_trace_8__source_trace_9__source_trace_10__source_trace_11_mst8_0"
const corrected = traces.map((trace: any) => {
const route = trace.route ?? []
const touches = (x: number, y: number) => route.some((point: any) =>
Math.hypot((point.x ?? Infinity) - x, (point.y ?? Infinity) - y) < 0.02)
const isVmEdgeBranch = touches(7.79, -1.3) && touches(4.2, 2.575)
const movedRoute = route.map((point: any) => {
const move = pointMoves.find(({ from }) => matches(point, from))
if (move) {
return { ...point, x: move.to[0], y: move.to[1] }
}
// The solver sees F1 at its previous location to preserve the verified
// topology. Move the two routed pad endpoints to the physical F1
// location after routing.
if (matches(point, [8.4, -5.645]) || matches(point, [8.4, -2.755])) {
return { ...point, x: point.x - fusePlacementShim }
}
if (isVmEdgeBranch && point.x > 9.65) {
return { ...point, x: 9.65 }
}
return point
})
const movedTrace = { ...trace, route: movedRoute }
if (trace.pcb_trace_id === "source_trace_2_0") {
return {
...movedTrace,
route: movedRoute.map((point: any) => point.route_type === "wire"
? { ...point, x: Math.min(point.x, 9.5), width: 0.5 }
: point),
}
}
if (correctionMode === "all" && trace.pcb_trace_id === enableToPullupTraceId) {
return replaceAutoroutedRoute(movedTrace, [
wire("top", -1, -3),
wire("top", -1, -3.3),
wire("top", -0.75, -3.55),
wire("top", -0.75, -4.15),
wire("top", -1.6, -4.7),
via("top", "inner2", -1.6, -4.7),
wire("inner2", -1.6, -4.7),
wire("inner2", -4.5, -4),
via("inner2", "top", -4.5, -4),
wire("top", -4.5, -4),
wire("top", -3.69, -3),
])
}
if (correctionMode === "all" && trace.pcb_trace_id === enableToMcuTraceId) {
const firstInner2 = movedRoute.findIndex((point: any) =>
point.route_type === "wire" && point.layer === "inner2")
const lastPort = [...movedRoute].reverse()
.find((point: any) => point.end_pcb_port_id)?.end_pcb_port_id
const enableTail = firstInner2 >= 0 ? movedRoute.slice(firstInner2 + 1) : movedRoute
const prefixEnd = enableTail.findIndex((point: any) =>
matches(point, [6.074089912366923, -6.557597890782669]))
const repairedRoute = prefixEnd < 0
? [wire("inner2", -1.6, -4.7), ...enableTail]
: [
wire("inner2", -1.6, -4.7),
...enableTail.slice(0, prefixEnd + 1),
wire("inner2", 5.9, -6.0),
wire("inner2", 5.9, -4.8),
wire("inner2", 6.2, -4.7),
wire("inner2", 6.3, -3.6),
wire("inner2", 6.9, -3.0),
wire("inner2", 6.9, -1.9),
wire("inner2", 7.11, -1.5),
via("inner2", "bottom", 7.11, -1.5),
wire("bottom", 7.11, -1.5),
wire("bottom", 7.11, -0.81),
wire("bottom", 7.1, -0.8),
]
return {
...movedTrace,
route: repairedRoute.map((point: any, index: number) => ({
...point,
...(index === repairedRoute.length - 1 && lastPort ? { end_pcb_port_id: lastPort } : {}),
})),
}
}
if (["all", "logicvm"].includes(correctionMode) && trace.pcb_trace_id === logicInputTraceId) {
return replaceAutoroutedRoute(movedTrace, [
wire("bottom", 9.2, 3.5, 0.2),
wire("bottom", 9.55, 3.15, 0.2),
wire("bottom", 9.55, -2.425, 0.2),
wire("bottom", 9.0, -2.975, 0.2),
])
}
if (["all", "logicvm"].includes(correctionMode) && trace.pcb_trace_id === vmSenseBTraceId) {
return {
...movedTrace,
route: movedRoute.flatMap((point: any) =>
point.route_type === "wire" && point.layer === "bottom" &&
matches(point, [-2.3924, -2.575])
? [{ ...point, x: -2.3, y: -3.1113 }, point]
: [point]),
}
}
return movedTrace
})
return corrected
}
const reconnectFrozenRoutesToCurrentPorts = (traces: any[], simpleRouteJson: any) => {
const routeRelocations = [
{ from: [6.461, -5.587], to: [6.261, -6.987] },
{ from: [8.015001, 1.4035478], to: [7.415, 2.0035] },
{ from: [-7.837, 2.186], to: [-7.837, 1.986] },
{ from: [5.442509, 6.102552], to: [5.2425, 6.1026] },
] as const
const currentPorts = new Map<string, { x: number; y: number; layer: string }>()
for (const connection of simpleRouteJson.connections ?? []) {
for (const point of connection.pointsToConnect ?? []) {
if (point.pcb_port_id) currentPorts.set(point.pcb_port_id, point)
}
}
const reconnected = traces.map((trace: any) => ({
...trace,
route: (trace.route ?? []).map((point: any) => {
const portId = point.start_pcb_port_id ?? point.end_pcb_port_id
const currentPort = portId ? currentPorts.get(portId) : undefined
const reconnected = currentPort
? { ...point, x: currentPort.x, y: currentPort.y,
...(point.route_type === "wire" ? { layer: currentPort.layer } : {}) }
: { ...point }
const relocation = routeRelocations.find(({ from }) =>
Math.hypot(reconnected.x - from[0], reconnected.y - from[1]) < 1e-4)
return relocation ? { ...reconnected, x: relocation.to[0], y: relocation.to[1] } : reconnected
}),
}))
// The new lower-right motor mount consumes the old VM branch corridor. Keep
// this 0.56 mm branch on the outer layers and pass below the USB shell before
// returning to the PD logic diode; the only transition is a full-stack via.
const vmToLogicTraceId = "source_trace_3__source_trace_4__source_trace_5__source_trace_6__source_trace_7__source_trace_8__source_trace_9__source_trace_10__source_trace_11_mst1_0"
const vmSenseTraceId = "source_trace_3__source_trace_4__source_trace_5__source_trace_6__source_trace_7__source_trace_8__source_trace_9__source_trace_10__source_trace_11_mst5_0"
const bootSignalTraceId = "source_trace_35__source_trace_36_mst0_0"
return reconnected.map((trace: any) => {
if (trace.pcb_trace_id === vmToLogicTraceId) return replaceAutoroutedRoute(trace, [
{ route_type: "wire", x: 3.21, y: -4.3, width: 0.56, layer: "top" },
{ route_type: "wire", x: 3.5, y: -4.3, width: 0.56, layer: "top" },
{ route_type: "wire", x: 3.5, y: -4.6, width: 0.56, layer: "top" },
{ route_type: "via", x: 3.5, y: -4.6, from_layer: "bottom", to_layer: "top",
via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 3.5, y: -4.6, width: 0.56, layer: "bottom" },
{ route_type: "wire", x: 2.8, y: -4.8, width: 0.56, layer: "bottom" },
{ route_type: "wire", x: 2.8, y: -7.15, width: 0.56, layer: "bottom" },
{ route_type: "wire", x: 5.0, y: -7.15, width: 0.56, layer: "bottom" },
{ route_type: "wire", x: 5.5888, y: -5.6050038, width: 0.56, layer: "bottom" },
])
if (trace.pcb_trace_id === vmSenseTraceId) return replaceAutoroutedRoute(trace, [
{ route_type: "wire", x: 5.5888, y: -5.6050038, width: 0.56, layer: "bottom" },
{ route_type: "wire", x: 6.0, y: -5.9, width: 0.56, layer: "bottom" },
{ route_type: "wire", x: 6.3, y: -5.9, width: 0.56, layer: "bottom" },
{ route_type: "wire", x: 5.925, y: -7.575, width: 0.56, layer: "bottom" },
{ route_type: "via", x: 5.925, y: -7.575, from_layer: "bottom", to_layer: "inner1",
via_diameter: 0.45, via_hole_diameter: 0.3 },
...trace.route.slice(7),
])
// U_3V3 moved away from the upper-right M2 screw envelope. Keep the BOOT
// transition outside the regulator pads by running on inner2 to the open
// right-edge corridor before returning to the top layer.
if (trace.pcb_trace_id === bootSignalTraceId) return replaceAutoroutedRoute(trace, [
...trace.route.slice(0, 8),
{ route_type: "wire", x: 7.423370118285012, y: 4.7, width: 0.15, layer: "inner2" },
{ route_type: "wire", x: 8.9, y: 4.7, width: 0.15, layer: "inner2" },
{ route_type: "via", x: 8.9, y: 4.7, from_layer: "inner2", to_layer: "top",
via_diameter: 0.45, via_hole_diameter: 0.3 },
{ route_type: "wire", x: 8.9, y: 4.7, width: 0.15, layer: "top" },
trace.route.at(-1),
])
return trace
})
}
// Keep inner1 dedicated to the ground plane and let low-current signals use
// inner2. Power, sense, and motor buses remain restricted to the outer layers.
// With allowBlindAndBuriedVias=false, core expands every routed transition to
// a plated hole spanning top, inner1, inner2, and bottom.
const outerLayerDefaultAutorouter = async (simpleRouteJson: any) => {
const fusePlacementShim = 0.2
const isFusePadObstacle = (obstacle: any) =>
obstacle.center.x > 7 && obstacle.center.y < -2 && (
obstacle.connectedTo?.includes("source_trace_2") ||
(obstacle.connectedTo?.includes("source_trace_0") &&
obstacle.connectedTo?.includes("source_trace_1"))
)
const guardedInput = {
...simpleRouteJson,
layerCount: 4,
allowBlindAndBuriedVias: false,
// Keep the already-verified default-router topology while F1 is moved
// 0.2 mm inward for a full-width 0.50 mm post-fuse edge escape.
obstacles: simpleRouteJson.obstacles.map((obstacle: any) => isFusePadObstacle(obstacle)
? { ...obstacle, center: { ...obstacle.center, x: obstacle.center.x + fusePlacementShim } }
: obstacle),
connections: simpleRouteJson.connections.map((connection: any) =>
["source_trace_0", "source_trace_1", "source_trace_2"].includes(connection.name)
? {
...connection,
pointsToConnect: connection.pointsToConnect.map((point: any) => point.x > 7
? { ...point, x: point.x + fusePlacementShim }
: point),
}
: connection),
}
const solver = new AutoroutingPipelineSolver9_PreloadedTraceGraph(guardedInput, { effort: 2 })
const baselineTraces = (releaseV1011AutorouterTraces as any[]).map((trace) => ({
...trace,
route: trace.route.map((point: any) => ({ ...point })),
}))
let correctedTraces: any[] | undefined
const listeners: Record<string, Array<(event: any) => void>> = {
complete: [], error: [], progress: [],
}
return {
on(eventName: string, callback: (event: any) => void) {
listeners[eventName]?.push(callback)
},
start() {
setTimeout(() => {
try {
const routeMode = (globalThis as any).process?.env?.TSCI_ROUTE_MODE ?? "baseline"
let traces = reconnectFrozenRoutesToCurrentPorts(baselineTraces, guardedInput)
if (routeMode === "incremental") {
const currentPorts = new Map<string, { x: number; y: number; layer: string }>()
for (const connection of guardedInput.connections ?? []) {
for (const point of connection.pointsToConnect ?? []) {
if (point.pcb_port_id) currentPorts.set(point.pcb_port_id, point)
}
}
const affectedSourceTraceNames = new Set<string>()
for (const trace of baselineTraces) {
const endpointMoved = trace.route.some((point: any) => {
const portId = point.start_pcb_port_id ?? point.end_pcb_port_id
const currentPort = portId ? currentPorts.get(portId) : undefined
return currentPort && Math.hypot(point.x - currentPort.x, point.y - currentPort.y) > 1e-4
})
if (!endpointMoved) continue
for (const name of trace.pcb_trace_id.match(/source_trace_\d+/g) ?? []) {
affectedSourceTraceNames.add(name)
}
}
const forcedFrozenNames = new Set([
"source_trace_0", "source_trace_1", "source_trace_2",
"source_trace_3", "source_trace_4", "source_trace_5", "source_trace_6",
"source_trace_7", "source_trace_8", "source_trace_9", "source_trace_10",
"source_trace_11",
"source_trace_12", "source_trace_13", "source_trace_14", "source_trace_15",
"source_trace_16", "source_trace_17", "source_trace_18", "source_trace_19",
"source_trace_20", "source_trace_21", "source_trace_22", "source_trace_23",
"source_trace_24", "source_trace_25",
"source_trace_35", "source_trace_36", "source_trace_37", "source_trace_38",
"source_trace_39",
])
const isAffected = (trace: any) => {
const names = trace.pcb_trace_id.match(/source_trace_\d+/g) ?? []
return !names.some((name: string) => forcedFrozenNames.has(name)) &&
names.some((name: string) => affectedSourceTraceNames.has(name))
}
const reconnectedBaseline = reconnectFrozenRoutesToCurrentPorts(baselineTraces, guardedInput)
const frozenTraces = reconnectedBaseline.filter((trace) => !isAffected(trace))
const incrementalSolver = new AutoroutingPipelineSolver9_PreloadedTraceGraph({
...guardedInput,
traces: frozenTraces,
connections: guardedInput.connections.filter((connection: any) =>
affectedSourceTraceNames.has(connection.name) &&
!forcedFrozenNames.has(connection.name)),
}, { effort: 2 })
incrementalSolver.solve()
if (incrementalSolver.failed) {
throw new Error(incrementalSolver.error ?? "Incremental reroute failed")
}
traces = [...frozenTraces, ...incrementalSolver.getOutputSimplifiedPcbTraces()]
} else if (routeMode === "hybrid") {
solver.solve()
if (solver.failed) throw new Error(solver.error ?? "Targeted reroute failed")
const routedTraces = solver.getOutputSimplifiedPcbTraces()
const currentPorts = new Map<string, { x: number; y: number; layer: string }>()
for (const connection of guardedInput.connections ?? []) {
for (const point of connection.pointsToConnect ?? []) {
if (point.pcb_port_id) currentPorts.set(point.pcb_port_id, point)
}
}
const affectedSourceTraceNames = new Set<string>()
for (const trace of baselineTraces) {
const endpointMoved = trace.route.some((point: any) => {
const portId = point.start_pcb_port_id ?? point.end_pcb_port_id
const currentPort = portId ? currentPorts.get(portId) : undefined
return currentPort && Math.hypot(point.x - currentPort.x, point.y - currentPort.y) > 1e-4
})
if (!endpointMoved) continue
for (const name of trace.pcb_trace_id.match(/source_trace_\d+/g) ?? []) {
affectedSourceTraceNames.add(name)
}
}
const isAffected = (trace: any) =>
(trace.pcb_trace_id.match(/source_trace_\d+/g) ?? [])
.some((name: string) => affectedSourceTraceNames.has(name))
traces = [
...baselineTraces.filter((trace) => !isAffected(trace)),
...routedTraces.filter(isAffected),
]
}
correctedTraces = traces
listeners.complete.forEach((callback) => callback({ type: "complete", traces }))
} catch (cause) {
const error = cause instanceof Error ? cause : new Error(String(cause))
listeners.error.forEach((callback) => callback({ type: "error", error }))
}
}, 0)
},
stop() {
// The synchronous local solver has already completed when core calls stop.
},
getOutputSimpleRouteJson() {
return correctedTraces ? { ...guardedInput, traces: correctedTraces } : guardedInput
},
}
}
export default function Nema8FourLayerController() {
return (
<board
width="20mm"
height="20mm"
layers={4}
thickness="1.6mm"
fabricatorPreset="jlcpcb_standard_20260912"
autorouterEffortLevel="2x"
minTraceWidth="0.15mm"
minTraceToPadEdgeClearance="0.1mm"
minTraceToHoleEdgeClearance="0.2mm"
minViaEdgeToPadEdgeClearance="0.1mm"
minViaHoleEdgeToViaHoleEdgeClearance="0.2mm"
minPlatedHoleDrillEdgeToDrillEdgeClearance="0.3mm"
minPadEdgeToPadEdgeClearance="0.1mm"
minBoardEdgeClearance="0.2mm"
minViaHoleDiameter="0.3mm"
minViaPadDiameter="0.45mm"
allowBlindAndBuriedVias={false}
isViaInPadAllowed
routeRemaining={false}
autorouterVersion="latest"
autorouter={{
preset: "default",
algorithmFn: outerLayerDefaultAutorouter,
allowViaInPad: false,
traceClearance: "0.1mm",
}}
pcbStyle={{ viaHoleDiameter: "0.3mm", viaPadDiameter: "0.45mm" }}
>
<schematicsheet name={sheets.power} displayName="1. USB-C PD and power" sheetSize="A4" sheetIndex={1}>
<schematicsection name={sections.pdInput} displayName="USB-C PD input and motor supply" />
<schematicsection name={sections.logicPower} displayName="3.3 V logic power" />
<schematictext schX={-13} schY={8.5} anchor="top_left" fontSize={0.22}
text="PWR / PD — vertical USB-C; CH32X035 negotiates motor voltage on the dedicated input." />
<schematictext schX={-13} schY={8} anchor="top_left" fontSize={0.19}
text="F1 protects the input; D_BLOCK limits reverse current; D_VM_TVS clamps VM transients." />
<schematictext schX={-13} schY={7.5} anchor="top_left" fontSize={0.19}
text="R_PD_CC1 and R_PD_CC2 provide independent 5.1 kΩ Rd pull-downs while CC1/CC2 remain connected to U_MCU." />
<schematictext schX={1} schY={8.5} anchor="top_left" fontSize={0.22}
text="LOGIC POWER — diode-ORed VM or DATA USB 5 V is regulated to 3.3 V." />
</schematicsheet>
<schematicsheet name={sheets.control} displayName="2. USB programming and controller" sheetSize="A4" sheetIndex={2}>
<schematicsection name={sections.usbData} displayName="USB-C data/programming" />
<schematicsection name={sections.controller} displayName="CH32X035 controller" />
<schematictext schX={-13} schY={8.5} anchor="top_left" fontSize={0.22}
text="DATA / PROG — vertical USB-C for USB 2.0 programming/data and optional 5 V logic power." />
<schematictext schX={-13} schY={8} anchor="top_left" fontSize={0.19}
text="Hold BOOT while connecting DATA / PROG to enter the ROM USB bootloader." />
<schematictext schX={1} schY={8.5} anchor="top_left" fontSize={0.22}
text="U_MCU negotiates PD and controls STEP, DIR, ENN, UART, and STDBY." />
</schematicsheet>
<schematicsheet name={sheets.driver} displayName="3. TMC2209 motor stage" sheetSize="A4" sheetIndex={3}>
<schematicsection name={sections.driverCore} displayName="TMC2209 driver and current regulation" />
<schematictext schX={-13} schY={8.5} anchor="top_left" fontSize={0.22}
text="U_DRV — top-side TMC2209 with a plated-through thermal-via field." />
<schematictext schX={-13} schY={8} anchor="top_left" fontSize={0.19}
text="UART changes run/hold current; the VREF network provides a hardware current ceiling." />
<schematictext schX={1} schY={8.5} anchor="top_left" fontSize={0.22}
text="MOTOR — 8HS15-0604S; edge-facing JST order A-, A+, B+, B-." />
</schematicsheet>
{nets.map((name) => (
<Fragment key={name}>
<net
name={name}
nominalTraceWidth={traceWidthForNet(name)}
isGroundNet={name === "GND"}
routingPhaseIndex={name === "GND" ? null : undefined}
/>
</Fragment>
))}
<copperpour name="GND_PLANE" layer="inner1" connectsTo="net.GND"
padMargin="0.3mm" traceMargin="0.3mm" boardEdgeMargin="0.25mm" useThermalReliefs />
{routedConnections.map(([from, to], index) => index === 40 || index === 48 || index >= 63 ? null : (
<Fragment key={`route-${index}`}>
<trace name={`ROUTE_${index}`} from={from} to={to}
thickness={traceWidthForRouteIndex(index)}
pcbPath={manualRouteIndexes.has(index) ? manualPcbPathForRouteIndex(index) : undefined}
routingPhaseIndex={routePhaseForIndex(index)} />
</Fragment>
))}
<bus name="PD_INPUT_BUS" connections={routeNames(0, 2)} routingPhaseIndex={1}
pcbTraceWidth="0.5mm" pcbAllowedLayers={["top", "bottom"]} preferredLayers={["top", "bottom"]} />
<bus name="VM_POWER_BUS" connections={routeNames(3, 11)} routingPhaseIndex={1}
pcbTraceWidth="0.56mm" pcbAllowedLayers={["top", "bottom"]} preferredLayers={["top", "bottom"]} />
<bus name="LOGIC_POWER_POLICY" connections={routeNames(12, 25)} routingPhaseIndex={1}
pcbAllowedLayers={["top", "inner2", "bottom"]} />
<bus name="PD_CC_SIGNAL_POLICY" connections={routeNames(26, 27)} routingPhaseIndex={1}
pcbAllowedLayers={["top", "inner2", "bottom"]} />
<bus name="PD_RD_SIGNAL_POLICY" connections={["PD_CC1_RD", "PD_CC2_RD"]} routingPhaseIndex={1}
pcbAllowedLayers={["top", "inner2", "bottom"]} />
<bus name="USB_SIGNAL_POLICY" connections={routeNames(28, 39)} routingPhaseIndex={1}
pcbAllowedLayers={["top", "inner2", "bottom"]} />
<bus name="STEP_SIGNAL_POLICY" connections={["ROUTE_41"]} routingPhaseIndex={1}
pcbAllowedLayers={["top", "inner2", "bottom"]} />
{routeNames(42, 47).map((routeName, offset) => (
<Fragment key={`control-signal-policy-${routeName}`}>
<bus name={`CONTROL_SIGNAL_POLICY_${offset + 1}`} connections={[routeName]}
routingPhaseIndex={1} pcbAllowedLayers={["top", "inner2", "bottom"]} />
</Fragment>
))}
{routeNames(49, 56).map((routeName, offset) => (
<Fragment key={`driver-local-policy-${routeName}`}>
<bus name={`DRIVER_LOCAL_POLICY_${offset + 1}`} connections={[routeName]}
routingPhaseIndex={1} pcbAllowedLayers={["top", "inner2", "bottom"]} />
</Fragment>
))}
<bus name="SENSE_BUS" connections={routeNames(57, 58)} routingPhaseIndex={1}
pcbTraceWidth="0.3mm" pcbAllowedLayers={["top", "bottom"]} preferredLayers={["top", "bottom"]} />
<bus name="MOTOR_A_NEG_BUS" connections={["ROUTE_59"]} routingPhaseIndex={1}
pcbTraceWidth="0.45mm" pcbAllowedLayers={["top", "bottom"]} preferredLayers={["top", "bottom"]} />
<bus name="MOTOR_BUS" connections={routeNames(60, 62)} routingPhaseIndex={1}
pcbTraceWidth="0.3mm" pcbAllowedLayers={["top", "bottom"]} preferredLayers={["top", "bottom"]} />
<autoroutingphase name="DEFAULT_BOARD_ROUTING" phaseIndex={1}
algorithmFn={outerLayerDefaultAutorouter}
connections={[
...routeNames(0, 39),
"PD_CC1_RD",
"PD_CC2_RD",
...routeNames(41, 47),
...routeNames(49, 56).filter((routeName) => !manualRouteIndexes.has(Number(routeName.slice(6)))),
...routeNames(57, 62).filter((routeName) => !manualRouteIndexes.has(Number(routeName.slice(6)))),
]} />
<USB4145_03_0070_C
name="J_USB_PD"
layer="top"
pcbX={0}
pcbY={-7.2}
pcbRotation={0}
schSectionName={sections.pdInput}
schSheetName={sheets.power}
schX={-11}
schY={3}
noConnect={["DP1", "DP2", "DN1", "DN2", "SBU1", "SBU2"]}
connections={{ GND1: "net.GND", GND2: "net.GND", GND3: "net.GND", GND4: "net.GND", SHELL: "net.GND" }}
/>
<USB4145_03_0070_C
name="J_USB_DATA"
layer="top"
pcbX={0}
pcbY={7.2}
pcbRotation={180}
schSectionName={sections.usbData}
schSheetName={sheets.control}
schX={-11}
schY={3}
noConnect={["SBU1", "SBU2"]}
connections={{ GND1: "net.GND", GND2: "net.GND", GND3: "net.GND", GND4: "net.GND", SHELL: "net.GND" }}
/>
{(["J_USB_PD", "J_USB_DATA"] as const).flatMap((connector) => ([
{ from: "VBUS1", to: "VBUS3", x: -1.0975, y: -1.48 },
{ from: "VBUS2", to: "VBUS4", x: 1.4025, y: -1.48 },
] as const).map(({ from, to, x, y }) => (
<trace key={`${connector}-${from}-${to}`} name={`${connector}_${from}_TO_${to}`}
from={`.${connector} > .${from}`} to={`.${connector} > .${to}`}
thickness="0.3mm" pcbPathRelativeTo={`.${connector} > .${from}`}
pcbPath={[{ x, y }]} routingPhaseIndex={null} />
)))}
<BM04B_SRSS_TB_LF__SN_
name="J_MOTOR"
layer="top"
pcbX={-7.6}
pcbY={0}
pcbRotation={270}
schSectionName={sections.driverCore}
schSheetName={sheets.driver}
schX={10}
schY={0}
noConnect={["pin5"]}
pcbPinLabels={{ pin1: "A-", pin2: "A+", pin3: "B+", pin4: "B-" }}
/>
<TMC2209_LA_T
name="U_DRV"
layer="top"
pcbX={driverX}
pcbY={driverY}
pcbRotation={0}
schSectionName={sections.driverCore}
schSheetName={sheets.driver}
schX={0}
schY={1}
schWidth={3.5}
schHeight={5}
noConnect={["INDEX", "DIAG"]}
/>
{thermalViaOffsets.map(([x, y]) => (
<Fragment key={`thermal-${x}-${y}`}>
<via
name={`U_DRV_THERMAL_${x}_${y}`}
pcbX={driverX + x}
pcbY={driverY + y}
fromLayer="top"
toLayer="bottom"
holeDiameter="0.3mm"
outerDiameter="0.45mm"
connectsTo="net.GND"
tented="bottom_tented"
/>
</Fragment>
))}
<CH32X035F8U6_ALT
name="U_MCU"
layer="bottom"
pcbX={mcuX}
pcbY={mcuY}
pcbRotation={180}
schSectionName={sections.controller}
schSheetName={sheets.control}
schX={4.5}
schY={2}
schWidth={4}
schHeight={5}
noConnect={["PA0", "PA2", "PA5", "PA6", "PB0", "PB1", "PB3", "DIO", "DCK"]}
/>
<R name="R_PD_CC1" resistance="5.1k" layer="bottom" pcbX={-1.0} pcbY={-7.2} pcbRotation={0}
schSectionName={sections.pdInput} schSheetName={sheets.power} schX={-10} schY={-2}
connections={{ pin1: "net.PD_CC1", pin2: "net.GND" }} />
<R name="R_PD_CC2" resistance="5.1k" layer="bottom" pcbX={1.0} pcbY={-7.2} pcbRotation={180}
schSectionName={sections.pdInput} schSheetName={sheets.power} schX={-7} schY={-2}
connections={{ pin1: "net.PD_CC2", pin2: "net.GND" }} />
<trace name="PD_CC1_RD" from=".J_USB_PD > .CC1" to=".R_PD_CC1 > .pin1"
thickness="0.15mm" routingPhaseIndex={1} />
<trace name="PD_CC2_RD" from=".J_USB_PD > .CC2" to=".R_PD_CC2 > .pin1"
thickness="0.15mm" routingPhaseIndex={1} />
<R name="R_DATA_CC1" resistance="5.1k" layer="bottom" pcbX={-1.7} pcbY={7.2} pcbRotation={90}
schSectionName={sections.usbData} schSheetName={sheets.control} schX={-10} schY={-2}
connections={{ pin1: "net.DATA_CC1", pin2: "net.GND" }} />
<R name="R_DATA_CC2" resistance="5.1k" layer="bottom" pcbX={1.7} pcbY={7.2} pcbRotation={90}
schSectionName={sections.usbData} schSheetName={sheets.control} schX={-7} schY={-2}
connections={{ pin1: "net.DATA_CC2", pin2: "net.GND" }} />
<USBLC6_2SC6 name="U_USB_ESD" layer="bottom" pcbX={0} pcbY={7.2} pcbRotation={90}
schSectionName={sections.usbData} schSheetName={sheets.control} schX={-5} schY={3} />
<BAT54KFILM name="D_LOGIC_PD" layer="bottom" pcbX={6.3} pcbY={-5.6} pcbRotation={0}
schSectionName={sections.logicPower} schSheetName={sheets.power} schX={-4} schY={-3} />
<BAT54WS name="D_LOGIC_USB" layer="bottom" pcbX={-7.5} pcbY={4.0} pcbRotation={90}
schSectionName={sections.logicPower} schSheetName={sheets.power} schX={0} schY={-3} />
<HT7533_1 name="U_3V3" layer="bottom" pcbX={7.6} pcbY={4.0} pcbRotation={90}
schSectionName={sections.logicPower} schSheetName={sheets.power} schX={5} schY={-3}
schWidth={3} schHeight={3}
schPinArrangement={{
leftSide: { pins: [3], direction: "top-to-bottom" },
rightSide: { pins: [2], direction: "top-to-bottom" },
bottomSide: { pins: [1], direction: "left-to-right" },
}}
/>
<C name="C_LDO_IN" value="2.2uF" layer="bottom" pcbX={8.5} pcbY={-4.2} pcbRotation={90}
schSectionName={sections.logicPower} schSheetName={sheets.power} schX={3} schY={-5.5}
connections={{ pin1: "net.LOGIC_IN", pin2: "net.GND" }} />
<C name="C_LDO_OUT" value="2.2uF_10V" layer="bottom" pcbX={-5.5} pcbY={-4.7} pcbRotation={0}
schSectionName={sections.logicPower} schSheetName={sheets.power} schX={8} schY={-5.5}
connections={{ pin1: "net.VIO", pin2: "net.GND" }} />
<C name="C_MCU_HF" value="100nF" layer="bottom" pcbX={4.0} pcbY={-3.6} pcbRotation={180}
schSectionName={sections.controller} schSheetName={sheets.control} schX={10} schY={4.5}
connections={{ pin1: "net.VIO", pin2: "net.GND" }} />
<C name="C_MCU_BULK" value="2.2uF_10V" layer="bottom" pcbX={6.6} pcbY={-3.2} pcbRotation={180}
schSectionName={sections.controller} schSheetName={sheets.control} schX={10} schY={2.5}
connections={{ pin1: "net.VIO", pin2: "net.GND" }} />
<R name="R_VBUS_TOP" resistance="270k" layer="top" pcbX={8.3} pcbY={-1.3} pcbRotation={0}
schSectionName={sections.controller} schSheetName={sheets.control} schX={9} schY={-1}
connections={{ pin1: "net.VM", pin2: "net.VBUS_ADC" }} />
<R name="R_VBUS_BOTTOM" resistance="47k" layer="top" pcbX={8.3} pcbY={0} pcbRotation={0}
schSectionName={sections.controller} schSheetName={sheets.control} schX={11} schY={-1}
connections={{ pin1: "net.VBUS_ADC", pin2: "net.GND" }} />
<R name="R_BOOT" resistance="4.7k" layer="bottom" pcbX={5.4} pcbY={3.0} pcbRotation={0}
schSectionName={sections.controller} schSheetName={sheets.control} schX={7} schY={-4}
connections={{ pin1: "net.VIO", pin2: "net.BOOT_BIAS" }} />
<TL3780AF100QG name="SW_BOOT" layer="top" pcbX={9.0} pcbY={3.6} pcbRotation={90}
schSectionName={sections.controller} schSheetName={sheets.control} schX={11} schY={-4} />
<R name="R_EN_PU" resistance="100k" layer="top" pcbX={-4.2} pcbY={-3.0} pcbRotation={0}
schSectionName={sections.controller} schSheetName={sheets.control} schX={-1} schY={-4}
connections={{ pin1: "net.VIO", pin2: "net.ENN" }} />
<R name="R_STDBY_PD" resistance="100k" layer="top" pcbX={-4.2} pcbY={2.2} pcbRotation={0}
schSectionName={sections.controller} schSheetName={sheets.control} schX={1.5} schY={-4}
connections={{ pin1: "net.STDBY", pin2: "net.GND" }} />
<BSMD1206_110_16V name="F1" layer="top" pcbX={7.6} pcbY={-4.2} pcbRotation={0}
schSectionName={sections.pdInput} schSheetName={sheets.power} schX={-6} schY={4} />
<PMEG6020ELRX name="D_BLOCK" layer="bottom" pcbX={0} pcbY={-8.6} pcbRotation={0}
schSectionName={sections.pdInput} schSheetName={sheets.power} schX={-2} schY={4} />
<diode name="D_VM_TVS" layer="bottom" pcbX={0} pcbY={3.5} pcbRotation={0}
manufacturerPartNumber="SMAJ16A" supplierPartNumbers={{ jlcpcb: ["C20419815"] }}
footprint="smdpads2_p3.6mm_pw2mm_ph2.1mm"
schSectionName={sections.pdInput} schSheetName={sheets.power} schX={1} schY={1} schRotation={90} />
{[{ x: -8.0, y: -5.1, rotation: 0 }, { x: -8.6, y: -1.7, rotation: 90 }].map(({ x, y, rotation }, index) => (
<C key={`bulk-${index}`} name={`C_VM_BULK${index + 1}`} value="10uF_25V"
layer="bottom" pcbX={x} pcbY={y} pcbRotation={rotation}
schSectionName={sections.pdInput} schSheetName={sheets.power}
schX={4 + index * 3} schY={1}
connections={{ pin1: "net.VM", pin2: "net.GND" }} />
))}
<C name="C_VM_HF1" value="100nF_50V" layer="top" pcbX={4.2} pcbY={3.4} pcbRotation={90}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={-10} schY={4}
connections={{ pin1: "net.VM", pin2: "net.GND" }} />
<C name="C_CP" value="22nF_50V" layer="top" pcbX={0.25} pcbY={-4.3} pcbRotation={0}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={-6} schY={4}
connections={{ pin1: "net.CP_HI", pin2: "net.CP_LO" }} />
<capacitor name="C_VCP" capacitance="100nF" footprint="0402" maxVoltageRating="50V"
supplierPartNumbers={{ jlcpcb: ["C525226"] }} layer="top" pcbX={2.7} pcbY={-4.3} pcbRotation={0}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={-6} schY={2} />
<C name="C_5V" value="2.2uF_10V" layer="top" pcbX={5.0} pcbY={-2.9} pcbRotation={0}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={-6} schY={0}
connections={{ pin1: "net.V5_DRV", pin2: "net.GND" }} />
<C name="C_VIO" value="100nF" layer="top" pcbX={6.0} pcbY={1.5} pcbRotation={90}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={-6} schY={-2}
connections={{ pin1: "net.VIO", pin2: "net.GND" }} />
<PT1206FR_7W0R33L name="R_SENSE_A" layer="bottom" pcbX={-4.5} pcbY={0.5} pcbRotation={0}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={4} schY={-3} />
<PT1206FR_7W0R33L name="R_SENSE_B" layer="bottom" pcbX={-4.8} pcbY={-1.8} pcbRotation={0}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={7} schY={-3} />
<R name="R_VREF_TOP" resistance="12k" layer="bottom" pcbX={1.8} pcbY={-2.3} pcbRotation={90}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={4} schY={4}
connections={{ pin1: "net.V5_DRV", pin2: "net.VREF" }} />
<R name="R_VREF_BOTTOM" resistance="10k" layer="bottom" pcbX={1.8} pcbY={0} pcbRotation={90}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={7} schY={4}
connections={{ pin1: "net.VREF", pin2: "net.GND" }} />
<C name="C_VREF" value="100nF" layer="bottom" pcbX={0.2} pcbY={-2.7} pcbRotation={0}
schSectionName={sections.driverCore} schSheetName={sheets.driver} schX={10} schY={4}
connections={{ pin1: "net.VREF", pin2: "net.GND" }} />
{groundFanouts.map(({ from, x, y, fromLayer }, index) => (
<Fragment key={`ground-fanout-${index}`}>
<trace name={`GROUND_FANOUT_${index + 1}`} from={from} to="net.GND"
thickness={from.includes("R_DATA_CC") ? "0.15mm" : "0.2mm"}
pcbPath={[{ x, y }, {
x, y, via: true, fromLayer,
toLayer: fromLayer === "top" ? "bottom" : "top",
}]}
routingPhaseIndex={null} />
</Fragment>
))}
<trace name="USB_ESD_GND_FANOUT" from=".U_USB_ESD > .GND" to="net.GND" thickness="0.2mm"
pcbPathRelativeTo=".U_USB_ESD > .GND"
pcbPath={[{ x: 0, y: 0, via: true, fromLayer: "bottom", toLayer: "top" }]}
routingPhaseIndex={null} />
<trace name="C_LDO_IN_GND_FANOUT" from=".C_LDO_IN > .pin2" to="net.GND" thickness="0.2mm"
pcbPath={[{ x: -0.825, y: 3.5 }, { x: -1.0, y: 3.5 },
{ x: -1.0, y: 3.5, via: true, fromLayer: "bottom", toLayer: "top" }]}
routingPhaseIndex={null} />
<trace name="C_VREF_GND_FANOUT" from=".C_VREF > .pin2" to="net.GND" thickness="0.2mm"
pcbPath={[{ x: -1.4, y: -1.1 },
{ x: -1.4, y: -1.1, via: true, fromLayer: "bottom", toLayer: "top" }]}
routingPhaseIndex={null} />
<trace name="C_5V_GND_FANOUT" from=".C_5V > .pin2" to="net.GND" thickness="0.2mm"
pcbPath={[{ x: -0.29, y: -1.2 },
{ x: -0.29, y: -1.2, via: true, fromLayer: "top", toLayer: "bottom" }]}
routingPhaseIndex={null} />
{(["J_USB_PD", "J_USB_DATA"] as const).flatMap((connector) =>
verticalUsbShellPaths.map(({ pin, x, y }) => {
const port = `.${connector} > .${pin}`
return (
<trace key={`${connector}-${pin}-shell`} name={`${connector}_${pin}_SHELL_GROUND`}
from={port} to="net.GND" thickness="0.2mm"
pcbPathRelativeTo={port} pcbPath={[{ x, y }]}
routingPhaseIndex={null} />
)
}),
)}
{driverEpGroundPaths.map(({ from, path }, index) => (
<Fragment key={`driver-ground-via-${index}`}>
<trace name={`U_DRV_GND_VIA_${index + 1}`} from={from} to="net.GND" thickness="0.15mm"
pcbPath={[...path]}
routingPhaseIndex={null} />
</Fragment>
))}
<trace name="U_DRV_EP_GND" from=".U_DRV > .EP" to="net.GND" thickness="0.15mm"
pcbPathRelativeTo=".U_DRV > .EP"
pcbPath={[{ x: 0, y: 0, via: true, fromLayer: "top", toLayer: "bottom" }]}
routingPhaseIndex={null} />
<trace name="U_MCU_EP_GND" from=".U_MCU > .GND" to="net.GND" thickness="0.15mm"
pcbPathRelativeTo=".U_MCU > .GND"
pcbPath={[{ x: 0, y: 0, via: true, fromLayer: "bottom", toLayer: "top" }]}
routingPhaseIndex={null} />
{motorMountingHoles.map(({ name, x, y }) => (
<Fragment key={name}>
<hole name={name} pcbX={x} pcbY={y} diameter="2.2mm" />
</Fragment>
))}
<silkscreentext text="PWR / PD" layer="top" pcbX={-7.2} pcbY={-4.9} pcbRotation={90} fontSize="0.45mm" />
<silkscreentext text="DATA / PROG" layer="top" pcbX={-7.2} pcbY={4.9} pcbRotation={270} fontSize="0.45mm" />
<silkscreentext text="MOTOR" layer="top" pcbX={-8.8} pcbY={0} pcbRotation={270} fontSize="0.5mm" />
<silkscreentext text="A- A+ B+ B-" layer="top" pcbX={-5.8} pcbY={0} pcbRotation={270} fontSize="0.4mm" />
<silkscreentext text="BOOT" layer="top" pcbX={8.8} pcbY={5.0} fontSize="0.45mm" />
<silkscreentext text="NEMA8 20x20 4L" layer="bottom" pcbX={0} pcbY={-8.8} pcbRotation={180} fontSize="0.5mm" />
<silkscreentext text="0.60A MAX" layer="bottom" pcbX={0} pcbY={8.8} fontSize="0.5mm" />
</board>
)
}
Related Packages
More from this authorShiboSoftwareDev/muse-aipi-lite-replacementA four-layer ESP32-S3 carrier board with USB‑C 5V input, AMS1117 3.3V regulation, FFC display/interface connector, status LED, reset/boot/user buttons, decoupling passives, test points, and ground/power planes.
Similar packagemohan-bee/speakerThis code defines configurable 3D models and PCB footprints for various electronic components, including a battery charger IC, a dual Hall sensor, a dual power switch, and a voltage regulator, with detailed pinouts, footprints, and CAD models for schematic and physical design.
Discover something newgokul/fieldkit-usbUSB-C-powered ESP32-S3 Wi-Fi/Bluetooth handheld with an SMD 128x32 OLED, six navigation buttons, USB-C power/data, complete checked routing, and four native schematic sheets.