AnasSarkiz/NEMA14_RP2040

A NEMA motor assembly concept with a controller board, four proposed M3 screws and spacers, motor lead splices, and a JST 4-pin connector harness.
Version: 1.13.0
License: ISC
Stars: 0
artifacts/same-side-pruned-stubs.json

PCB
Schematic
[
  {
    "removed_trace_ids": [
      "freerouted_trace_166",
      "same_side_retained_freerouted_trace_365",
      "same_side_retained_freerouted_trace_396"
    ],
    "retained_live_traces": [
      "same_side_retained_freerouted_trace_370"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "freerouted_trace_116"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "jst_baseline_STEP_segment_3",
      "jst_baseline_STEP_segment_6"
    ],
    "retained_live_traces": [
      "freerouted_trace_32",
      "jst_baseline_STEP_segment_1",
      "same_side_repair_2_STEP_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "freerouted_trace_187",
      "freerouted_trace_277",
      "freerouted_trace_304",
      "freerouted_trace_342",
      "freerouted_trace_386",
      "same_side_retained_feedback_retained_same_side_repair_0_STEP_0",
      "same_side_retained_feedback_retained_same_side_repair_2_STEP_0_rerouted",
      "same_side_retained_feedback_retained_same_side_retained_same_side_retained_freerouted_trace_377"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "freerouted_trace_237",
      "freerouted_trace_239",
      "same_side_repair_43_STATUS_R_C_1"
    ],
    "retained_live_traces": [
      "same_side_repair_6_MCU_DP_3"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "feedback_fanout_pcb_port_152",
      "freerouted_trace_109",
      "inner1_local_escape_DIR_0",
      "inner1_local_escape_QSPI_SD1_1",
      "inner1_local_escape_QSPI_SD1_1_next",
      "inner1_local_escape_QSPI_SD1_1_next_next",
      "inner1_local_escape_QSPI_SD1_1_next_next_next",
      "inner1_local_escape_QSPI_SD3_1",
      "inner1_local_escape_QSPI_SD3_1_next",
      "inner1_local_escape_V3V3_0",
      "inner1_local_escape_V3V3_0_next",
      "same_side_repair_23_PWR_LED_A_0",
      "same_side_repair_29_QSPI_SCLK_1_layer_section_0",
      "same_side_repair_39_PWR_LED_A_1_layer_section_0",
      "same_side_repair_3_SWCLK_3",
      "same_side_repair_4_MCU_DP_1",
      "same_side_repair_4_SWCLK_4"
    ],
    "retained_live_traces": [
      "same_side_repair_2_PWR_LED_A_1_layer_section_0",
      "same_side_repair_42_STATUS_R_C_0",
      "same_side_repair_6_SWCLK_6"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_23_SLEEP_0_layer_section_0",
      "same_side_repair_2_SWCLK_2"
    ],
    "retained_live_traces": [
      "same_side_repair_6_SWCLK_6"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_1_DATA_VBUS_0",
      "same_side_repair_1_SWCLK_1",
      "same_side_repair_2_DATA_VBUS_1_layer_section_0"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "freerouted_trace_143",
      "same_side_repair_3_VM_SENSE_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "freerouted_trace_342",
      "inner1_local_escape_DIR_0_next",
      "same_side_repair_0_GND_0_layer_section_1",
      "same_side_repair_0_RUN_0_layer_section_1",
      "same_side_repair_11_SWDIO_0_layer_section_0",
      "same_side_repair_13_QSPI_SD2_1",
      "same_side_repair_15_BUCK_SW_0_layer_section_1",
      "same_side_repair_1_B_PLUS_0_layer_section_1",
      "same_side_repair_1_B_PLUS_0_layer_section_2",
      "same_side_repair_2_STATUS_B_K_0"
    ],
    "retained_live_traces": [
      "inner1_local_escape_V3V3_direct",
      "same_side_repair_14_SWDIO_0",
      "same_side_repair_2_V1V1_0_layer_section_1",
      "same_side_repair_2_V3V3_0_rerouted_rerouted",
      "same_side_repair_5_V3V3_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_1_RUN_1_layer_section_0",
      "same_side_repair_6_XTAL_OUT_2"
    ],
    "retained_live_traces": [
      "same_side_repair_10_V1V1_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_9_XTAL_OUT_2"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_freerouted_trace_319_run_1",
      "review_baseline_same_side_repair_0_VM_SENSE_0_run_0",
      "review_baseline_same_side_repair_2_V1V1_2_run_0",
      "review_baseline_same_side_repair_6_SWCLK_6_run_0"
    ],
    "retained_live_traces": [
      "review_baseline_freerouted_trace_435_run_0",
      "review_baseline_same_side_repair_0_VM_SENSE_0_run_1",
      "review_baseline_same_side_repair_34_V3V3_11_run_0",
      "review_baseline_same_side_repair_3_VM_SENSE_0_run_0",
      "same_side_repair_0_QSPI_SCLK_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_same_side_repair_1_ENABLE_N_0_run_0",
      "review_baseline_same_side_repair_5_SWCLK_5_run_0"
    ],
    "retained_live_traces": [
      "review_baseline_same_side_repair_34_V3V3_11_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "review_baseline_same_side_repair_34_V3V3_11_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_feedback_fanout_pcb_port_71_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_183_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_311_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_316_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_318_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_319_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_325_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_329_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_41_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_422_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_434_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_443_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_445_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_5_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_68_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_74_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_inner1_local_escape_V3V3_0_next_next_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_0_LED_B_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_0_QSPI_SCLK_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_0_QSPI_SCLK_0_layer_section_1_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_0_VM_SENSE_0_run_1_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_10_DATA_PRESENT_1_layer_section_0_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_12_SWDIO_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_13_STATUS_R_C_0_layer_section_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_13_SWDIO_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_16_V3V3_4_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_DIR_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_DIR_0_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_V1V1_1_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_23_A_MINUS_0_layer_section_4_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_24_STATUS_R_K_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_26_STATUS_R_K_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_26_STATUS_R_K_2_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_27_QSPI_SS_2_layer_section_0_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_27_STATUS_R_K_3_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_27_V3V3_4_layer_section_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_DATA_VBUS_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_DATA_VBUS_1_layer_section_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_DATA_VBUS_1_layer_section_3_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_DATA_VBUS_1_layer_section_3_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_DIR_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_V1V1_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_V3V3_0_rerouted_rerouted_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_34_V3V3_11_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_39_PWR_LED_A_1_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_3_PWR_LED_A_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_4_LED_R_0_layer_section_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_5_V3V3_0_rerouted_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_7_DATA_VBUS_2_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_8_PD_VBUS_4_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_9_SLEEP_0_layer_section_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_9_SLEEP_0_layer_section_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_9_SLEEP_0_layer_section_7_run_0_run_1_via_clearance_run_0",
      "review_baseline_same_side_repair_14_STATUS_R_C_0_layer_section_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_2_VM_SENSE_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_3_BOOT_PAD_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_4_STATUS_B_C_3_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_5_LED_R_0_layer_section_1_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_6_LED_B_0_run_1_via_clearance_run_0",
      "review_baseline_same_side_repair_6_LED_B_0_run_2_via_clearance_run_0",
      "review_baseline_same_side_repair_7_DATA_VBUS_1_layer_section_1_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_8_DATA_CC1_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_9_ENABLE_N_0_layer_section_0_run_0_via_clearance_run_0",
      "review_escape_Q_STATUS_B_pin2",
      "review_escape_R_CC2_pin1",
      "review_escape_R_USB_SENSE_H_pin2",
      "review_escape_R_USB_SENSE_L_pin1",
      "review_escape_TP_SWDIO_pin1",
      "review_escape_U_ENCODER_SCL",
      "review_escape_U_FLASH_CLK",
      "review_escape_U_PD_CC2",
      "reviewed_local_U_ENCODER_SCL",
      "reviewed_local_U_MCU_GPIO8",
      "reviewed_local_U_MCU_QSPI_SD0",
      "reviewed_local_critical_review_baseline_freerouted_trace_351_run_0",
      "same_side_repair_0_QSPI_SCLK_0",
      "same_side_repair_12_SLEEP_1",
      "same_side_repair_16_STATUS_B_C_0_layer_section_0",
      "same_side_repair_18_B_PLUS_0",
      "same_side_repair_25_STEP_0",
      "same_side_repair_26_STEP_1_layer_section_0",
      "same_side_repair_2_SWDIO_0",
      "same_side_repair_31_STATUS_G_C_0_layer_section_3",
      "same_side_repair_7_LED_B_0",
      "same_side_repair_82_STATUS_G_C_0_layer_section_1"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_266_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_314_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_432_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_45_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_0_V1V1_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_0_V3V3_0_layer_section_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_TEMP_SCL_0_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_VM_SENSE_0_layer_section_5_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_34_QSPI_SD3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_5_V3V3_3_layer_section_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_7_PD_VBUS_3_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_8_DATA_VBUS_3_layer_section_3_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_9_SLEEP_0_layer_section_3_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_1_VM_SENSE_1_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_3_V3V3_1_run_0_via_clearance_run_0",
      "same_side_repair_11_VM_SENSE_1",
      "same_side_repair_29_VM_SENSE_4_layer_section_1"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_feedback_fanout_pcb_port_132_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_423_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_435_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_14_SWDIO_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_16_V3V3_4_layer_section_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_23_A_MINUS_0_layer_section_4_run_0_run_1_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_23_A_MINUS_0_layer_section_7_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_PWR_LED_A_1_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_8_STATUS_B_K_0_layer_section_1_run_0_run_1_via_clearance_run_0",
      "review_baseline_same_side_repair_12_V1V1_1_layer_section_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_14_STATUS_R_C_0_layer_section_1_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_7_DATA_VBUS_1_layer_section_0_run_0_via_clearance_run_0",
      "reviewed_local_C_IO22_pin1",
      "reviewed_local_U_MCU_QSPI_SD0",
      "same_side_repair_0_ENABLE_N_0",
      "same_side_repair_0_QSPI_SD2_0_layer_section_0",
      "same_side_repair_10_DATA_CC2_0_layer_section_1",
      "same_side_repair_17_SLEEP_0_rerouted",
      "same_side_repair_1_LED_B_1",
      "same_side_repair_1_QSPI_SD2_0",
      "same_side_repair_20_V3V3_6",
      "same_side_repair_31_STATUS_G_C_0_layer_section_2",
      "same_side_repair_3_LED_B_0",
      "same_side_repair_4_RUN_0_layer_section_1",
      "same_side_repair_5_SWDIO_0_layer_section_1",
      "same_side_repair_62_DATA_VBUS_8_layer_section_1",
      "same_side_repair_77_STATUS_R_K_1_layer_section_1",
      "same_side_repair_7_A_MINUS_1",
      "same_side_repair_8_LED_B_1"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_113_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_281_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_314_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_V3V3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_8_STATUS_B_K_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_DATA_CC2_0_layer_section_2_run_0_via_clearance_run_0",
      "same_side_repair_0_USB_DP_0_layer_section_1",
      "same_side_repair_10_DATA_CC2_0_layer_section_0",
      "same_side_repair_19_SLEEP_2_layer_section_2",
      "same_side_repair_28_DIR_1_layer_section_1",
      "same_side_repair_9_DATA_CC1_0_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_inner1_local_escape_STATUS_B_K_2_next_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_23_A_MINUS_0_layer_section_8_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_LED_B_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_1_STATUS_B_C_0_run_0_via_clearance_run_0",
      "same_side_repair_0_QSPI_SD2_0_layer_section_1",
      "same_side_repair_68_A_MINUS_1_layer_section_0",
      "same_side_repair_68_A_MINUS_1_layer_section_1",
      "same_side_repair_6_SWDIO_1"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_314_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_12_SLEEP_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_V3V3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_DATA_CC2_0_layer_section_2_run_0_via_clearance_run_0",
      "same_side_repair_10_DATA_CC2_0_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_freerouted_trace_335_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_inner1_local_escape_STATUS_B_K_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_23_A_MINUS_0_layer_section_9_run_0_run_0_via_clearance_run_0",
      "review_escape_U_FLASH_IO2",
      "same_side_repair_6_A_MINUS_0",
      "same_side_repair_7_SWDIO_2",
      "same_side_repair_85_STATUS_B_C_1_layer_section_0"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_314_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_V3V3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_DATA_CC2_0_layer_section_2_run_0_via_clearance_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_freerouted_trace_411_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_10_A_MINUS_0_layer_section_1_run_0_via_clearance_run_0",
      "same_side_repair_10_RUN_0",
      "same_side_repair_4_RUN_0_layer_section_0",
      "same_side_repair_8_SWDIO_3"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_314_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_V3V3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_DATA_CC2_0_layer_section_2_run_0_via_clearance_run_0",
      "same_side_repair_18_SLEEP_1_layer_section_1"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_same_side_repair_14_STATUS_B_K_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_17_RUN_0_run_0_run_1_via_clearance_run_0"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_6_V3V3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_DATA_CC2_0_layer_section_2_run_0_via_clearance_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_0_RUN_0"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "review_baseline_review_baseline_same_side_repair_6_DATA_VBUS_1_run_0_run_0_via_clearance_run_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_escape_R_CC2_pin1_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_DATA_CC2_0_layer_section_2_run_0_via_clearance_run_0",
      "same_side_repair_10_STATUS_R_C_1",
      "same_side_repair_11_V3V3_2_layer_section_0",
      "same_side_repair_12_SWCLK_0_layer_section_1",
      "same_side_repair_13_SWCLK_1",
      "same_side_repair_17_DATA_CC2_0_layer_section_0",
      "same_side_repair_1_V3V3_1_rerouted_layer_section_1",
      "same_side_repair_25_VM_SENSE_0_layer_section_0",
      "same_side_repair_25_VM_SENSE_0_layer_section_2",
      "same_side_repair_3_TEMP_SCL_0_layer_section_1",
      "same_side_repair_56_DATA_VBUS_2_layer_section_1",
      "same_side_repair_5_TEMP_SDA_2",
      "same_side_repair_81_STATUS_R_C_0_layer_section_1",
      "same_side_repair_9_DATA_CC1_0_layer_section_1",
      "same_side_repair_9_V3V3_0_layer_section_0"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_45_run_0_run_0_via_clearance_run_0",
      "same_side_repair_16_STATUS_B_C_0_layer_section_3",
      "same_side_repair_2_RUN_0_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_same_side_repair_6_V3V3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_SWCLK_0_layer_section_0_run_1_via_clearance_run_0",
      "same_side_repair_26_VM_SENSE_1",
      "same_side_repair_2_DATA_CC2_0_layer_section_1",
      "same_side_repair_6_TEMP_SDA_3",
      "same_side_repair_9_DATA_CC1_0_layer_section_0"
    ],
    "retained_live_traces": [
      "same_side_repair_16_STATUS_B_C_0_layer_section_3",
      "same_side_repair_1_TEMP_SCL_0_rerouted",
      "same_side_repair_56_DATA_VBUS_2_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_same_side_repair_0_SWCLK_0_layer_section_1_run_0_via_clearance_run_0"
    ],
    "retained_live_traces": [
      "review_baseline_same_side_repair_1_VM_SENSE_1_run_0_via_clearance_run_0",
      "same_side_repair_16_STATUS_B_C_0_layer_section_3",
      "same_side_repair_56_DATA_VBUS_2_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "same_side_repair_16_STATUS_B_C_0_layer_section_3",
      "same_side_repair_56_DATA_VBUS_2_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "same_side_repair_16_STATUS_B_C_0_layer_section_3",
      "same_side_repair_56_DATA_VBUS_2_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "same_side_repair_56_DATA_VBUS_2_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "same_side_repair_56_DATA_VBUS_2_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "same_side_repair_56_DATA_VBUS_2_layer_section_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "reviewed_local_U_MCU_GPIO6",
      "same_side_repair_0_STEP_0_layer_section_1",
      "same_side_repair_0_SWCLK_0_layer_section_1",
      "same_side_repair_1_SWDIO_0_layer_section_1"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_0_SWCLK_0_layer_section_2",
      "same_side_repair_1_SWDIO_0_layer_section_2"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_1_TEMP_SDA_0_layer_section_1"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "same_side_repair_1_TEMP_SDA_0_layer_section_0"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_freerouted_trace_124_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_277_run_0_run_0_via_clearance_run_0",
      "same_side_repair_18_TEMP_SCL_1_layer_section_0",
      "same_side_repair_29_VM_SENSE_4_layer_section_1",
      "same_side_repair_5_VM_SENSE_0_layer_section_0"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_same_side_repair_2_TEMP_SCL_1_run_0_run_0_via_clearance_run_0"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "old_driver_critical_review_baseline_same_side_repair_6_SENSE2_0_layer_section_1_run_0",
      "review_baseline_review_baseline_feedback_fanout_pcb_port_73_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_11_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_158_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_209_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_267_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_32_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_358_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_359_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_414_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_418_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_419_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_428_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_439_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_92_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_freerouted_trace_97_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_0_DATA_VBUS_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_10_DATA_PRESENT_1_layer_section_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_12_PD_VBUS_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_12_SLEEP_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_DATA_VBUS_1_layer_section_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_DATA_VBUS_1_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_1_STATUS_B_C_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_23_A_MINUS_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_29_STATUS_R_K_5_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_2_DATA_VBUS_1_layer_section_3_run_0_run_2_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_36_RUN_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_3_BUZZER_PWM_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_3_V3V3_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_5_BUZZER_GATE_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_5_PD_VBUS_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_8_PD_CC1_0_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_8_STATUS_B_K_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_9_DATA_PRESENT_0_layer_section_1_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_BOOT_PAD_0_layer_section_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_0_V3V3_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_1_LED_R_0_layer_section_3_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_1_VM_SENSE_1_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_6_DATA_VBUS_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_6_STATUS_B_C_5_run_0_via_clearance_run_0",
      "same_side_repair_0_DATA_CC2_0_layer_section_1",
      "same_side_repair_0_ENABLE_N_0_rerouted_layer_section_1",
      "same_side_repair_0_RUN_0_layer_section_2",
      "same_side_repair_0_STEP_0",
      "same_side_repair_0_SWDIO_0_layer_section_1",
      "same_side_repair_0_TEMP_SCL_0_rerouted_rerouted_layer_section_1",
      "same_side_repair_0_V3V3_0_rerouted_rerouted_rerouted_rerouted",
      "same_side_repair_0_V3V3_0_rerouted_rerouted_rerouted_rerouted_rerouted_layer_section_1",
      "same_side_repair_10_VM_SENSE_0_layer_section_0",
      "same_side_repair_11_RUN_1_layer_section_0",
      "same_side_repair_11_RUN_1_layer_section_1",
      "same_side_repair_12_VM_SENSE_2",
      "same_side_repair_13_A_MINUS_0",
      "same_side_repair_13_PD_VBUS_0",
      "same_side_repair_15_V1V1_1",
      "same_side_repair_16_SENSE2_0",
      "same_side_repair_16_STATUS_B_C_0_layer_section_1",
      "same_side_repair_19_B_MINUS_0",
      "same_side_repair_19_SLEEP_2_layer_section_1",
      "same_side_repair_1_DATA_VBUS_0_rerouted",
      "same_side_repair_1_PD_CC1_0",
      "same_side_repair_1_PD_VBUS_1",
      "same_side_repair_1_VM_SENSE_0_layer_section_1",
      "same_side_repair_20_SLEEP_3_layer_section_2",
      "same_side_repair_20_STATUS_R_K_0_layer_section_1",
      "same_side_repair_20_STATUS_R_K_0_layer_section_2",
      "same_side_repair_26_QSPI_SS_0_layer_section_1",
      "same_side_repair_26_QSPI_SS_0_layer_section_2",
      "same_side_repair_26_QSPI_SS_0_layer_section_3",
      "same_side_repair_2_DATA_PRESENT_0_layer_section_1",
      "same_side_repair_2_DATA_PRESENT_0_layer_section_2",
      "same_side_repair_2_RUN_0_layer_section_3",
      "same_side_repair_30_VM_SENSE_5_layer_section_0",
      "same_side_repair_31_STATUS_G_C_0_layer_section_1",
      "same_side_repair_32_STATUS_G_C_1_layer_section_2",
      "same_side_repair_35_DATA_VBUS_4",
      "same_side_repair_3_DATA_CC1_0_layer_section_1",
      "same_side_repair_3_ENABLE_N_3_layer_section_2",
      "same_side_repair_3_STATUS_R_C_0_layer_section_0",
      "same_side_repair_4_PD_CC2_0_layer_section_0",
      "same_side_repair_4_STATUS_B_C_0",
      "same_side_repair_4_V3V3_4",
      "same_side_repair_62_DATA_VBUS_8_layer_section_0",
      "same_side_repair_63_DATA_VBUS_9",
      "same_side_repair_6_V1V1_0",
      "same_side_repair_73_BOOT_PAD_0_layer_section_0",
      "same_side_repair_77_STATUS_R_K_1_layer_section_3",
      "same_side_repair_78_STATUS_G_K_0_layer_section_1",
      "same_side_repair_82_STATUS_G_C_0_layer_section_0",
      "same_side_repair_85_STATUS_B_C_1_layer_section_1",
      "same_side_repair_8_PD_VBUS_2_layer_section_1",
      "same_side_repair_8_V3V3_8_layer_section_0",
      "same_side_repair_9_B_PLUS_0",
      "same_side_repair_9_STATUS_R_C_0_layer_section_1"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_281_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_32_QSPI_SD1_2_layer_section_1_run_0_run_0_via_clearance_run_0",
      "same_side_repair_0_LED_B_0",
      "same_side_repair_0_LED_G_0_layer_section_0",
      "same_side_repair_7_PWR_LED_A_3"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_escape_U_MCU_QSPI_SCLK",
      "reviewed_phase_inner1_A_PLUS",
      "reviewed_phase_inner1_B_PLUS"
    ],
    "retained_live_traces": [
      "same_side_repair_21_PD_VDD_2_layer_section_1",
      "same_side_repair_22_LED_B_0_layer_section_0",
      "same_side_repair_5_RUN_1_layer_section_2"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "review_baseline_review_baseline_same_side_repair_8_STATUS_B_K_0_layer_section_0_run_0_run_0_via_clearance_run_0",
      "reviewed_local_C_VM_SENSE_pin1",
      "reviewed_local_R_STATUS_R_pin2",
      "reviewed_local_TP_3V3_pin1",
      "reviewed_local_U_ENCODER_SDA",
      "reviewed_local_U_MCU_GPIO2",
      "reviewed_local_U_MCU_GPIO3",
      "reviewed_local_U_MCU_GPIO6",
      "same_side_repair_0_QSPI_SS_0_rerouted_layer_section_0",
      "same_side_repair_0_TEMP_SDA_0_rerouted_layer_section_2",
      "same_side_repair_21_LED_G_0_layer_section_3",
      "same_side_repair_22_LED_B_0_layer_section_1",
      "same_side_repair_24_PD_GOOD_1_layer_section_0",
      "same_side_repair_8_STEP_0"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_180_run_0_run_0_via_clearance_run_0",
      "review_baseline_review_baseline_same_side_repair_5_V3V3_3_layer_section_2_run_0_run_0_via_clearance_run_0",
      "review_baseline_same_side_repair_1_LED_R_0_layer_section_0_run_0_via_clearance_run_0",
      "same_side_repair_0_DATA_CC1_0_layer_section_0",
      "same_side_repair_19_BUZZER_PWM_0_layer_section_0",
      "same_side_repair_59_DIR_0_layer_section_2",
      "same_side_repair_5_RUN_1_layer_section_2",
      "same_side_repair_9_RUN_0_layer_section_0",
      "same_side_repair_9_V3V3_1"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "reviewed_local_Q_STATUS_R_pin3",
      "reviewed_local_U_PD_CC1",
      "reviewed_local_U_PD_PG",
      "same_side_repair_0_BUZZER_PWM_0_layer_section_5",
      "same_side_repair_0_PD_CC1_0_layer_section_0",
      "same_side_repair_0_SLEEP_0_rerouted_rerouted_rerouted_rerouted_layer_section_1",
      "same_side_repair_1_TEMP_SDA_1_layer_section_0",
      "usb_cc_escape_J_DATA_CC1",
      "usb_cc_escape_J_PD_CC2"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_180_run_0_run_0_via_clearance_run_0",
      "reviewed_local_J_DATA_CC1",
      "reviewed_local_U_MCU_GPIO29",
      "reviewed_local_U_MCU_QSPI_SD2",
      "same_side_repair_0_LED_B_0_layer_section_3"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "reviewed_local_R_BUZZER_GATE_pin1",
      "same_side_repair_0_STATUS_B_C_0_layer_section_0"
    ],
    "retained_live_traces": [
      "review_baseline_review_baseline_freerouted_trace_180_run_0_run_0_via_clearance_run_0",
      "reviewed_local_R_TEMP_SDA_pin1",
      "same_side_repair_0_DATA_CC2_0_rerouted_rerouted_layer_section_0",
      "same_side_repair_0_RUN_0_layer_section_1",
      "same_side_repair_0_SLEEP_0"
    ],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [
      "reviewed_local_U_MCU_GPIO2",
      "reviewed_local_U_MCU_GPIO29",
      "reviewed_local_critical_review_baseline_same_side_repair_14_BUCK_BST_0_layer_section_0_run_0",
      "same_side_repair_0_LED_G_0_rerouted_layer_section_1",
      "same_side_repair_39_STATUS_B_C_0_layer_section_0"
    ],
    "retained_live_traces": [],
    "live_pad_connectivity_unchanged": true
  },
  {
    "removed_trace_ids": [],
    "retained_live_traces": [
      "same_side_repair_0_LED_G_0_rerouted_layer_section_2"
    ],
    "live_pad_connectivity_unchanged": true
  }
]
artifacts/same-side-pruned-stubs.json

Related Packages
