0hmX/am3352
This code suite comprises TypeScript scripts that analyze, verify, and assemble complex DDR memory interface hardware, focusing on physical routing, via and pad placement, electrical clearance, and physical constraints, often involving precise geometric calculations and consistent provenance tracking.
- Version
- 1.0.5
- License
- unset
- Stars
- 0
src/generated/native.decoupling.json
PCB
Schematic
{
"datasheet": "SPRS717L",
"tables": [
"5-13",
"5-14",
"5-15",
"7-64",
"7-65"
],
"capacitors": 82,
"underPackage": 55,
"withinPaddedBoundary": 82,
"placements": [
{
"name": "C1",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": -3.2,
"y": -1.6,
"underPackage": true,
"powerVia": [
-2.4000000000000004,
-1.6
],
"groundVia": [
-4,
-1.6
]
},
{
"name": "C2",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": 0,
"y": 0,
"underPackage": true,
"powerVia": [
0.8,
0
],
"groundVia": [
-0.8,
0
]
},
{
"name": "C3",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": 3.2,
"y": -1.6,
"underPackage": true,
"powerVia": [
2.4000000000000004,
-1.6
],
"groundVia": [
4,
-1.6
]
},
{
"name": "C4",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": -3.2,
"y": 1.6,
"underPackage": true,
"powerVia": [
-2.4000000000000004,
1.6
],
"groundVia": [
-4,
1.6
]
},
{
"name": "C5",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": 0,
"y": 1.6,
"underPackage": true,
"powerVia": [
0.8,
1.6
],
"groundVia": [
-0.8,
1.6
]
},
{
"name": "C6",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": 3.2,
"y": 1.6,
"underPackage": true,
"powerVia": [
2.4000000000000004,
1.6
],
"groundVia": [
4,
1.6
]
},
{
"name": "C7",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": -2.4,
"y": -3.2,
"underPackage": true,
"powerVia": [
-1.5999999999999999,
-3.2
],
"groundVia": [
-3.2,
-3.2
]
},
{
"name": "C8",
"supply": "VDD_CORE",
"capacitance": "10nF",
"layer": "bottom",
"x": 1.6,
"y": -3.2,
"underPackage": true,
"powerVia": [
2.4000000000000004,
-3.2
],
"groundVia": [
0.8,
-3.2
]
},
{
"name": "C9",
"supply": "VDD_MPU",
"capacitance": "10nF",
"layer": "bottom",
"x": 3.2,
"y": 3.8,
"underPackage": true,
"powerVia": [
2.4,
4
],
"groundVia": [
4,
4
]
},
{
"name": "C10",
"supply": "VDD_MPU",
"capacitance": "10nF",
"layer": "bottom",
"x": -0.8,
"y": 2.8,
"underPackage": true,
"powerVia": [
0,
3.2
],
"groundVia": [
-1.6,
3.2
]
},
{
"name": "C11",
"supply": "VDD_MPU",
"capacitance": "10nF",
"layer": "bottom",
"x": 3.2,
"y": 2.4,
"underPackage": true,
"powerVia": [
2.4000000000000004,
2.4
],
"groundVia": [
4,
2.4
]
},
{
"name": "C12",
"supply": "VDD_MPU",
"capacitance": "10nF",
"layer": "bottom",
"x": 3.4,
"y": 0,
"underPackage": true,
"powerVia": [
3.2,
0.8
],
"groundVia": [
4,
-0.8
]
},
{
"name": "C13",
"supply": "VDD_MPU",
"capacitance": "10nF",
"layer": "bottom",
"x": 4.8,
"y": 0.8,
"underPackage": true,
"powerVia": [
4,
0.8
],
"groundVia": [
5.6,
0.8
]
},
{
"name": "C14",
"supply": "CAP_VDD_RTC",
"capacitance": "1uF",
"layer": "bottom",
"x": -2.4,
"y": 4,
"underPackage": true,
"powerVia": [
-2.4,
4.800000000000001
],
"groundVia": [
-2.4,
3.2
]
},
{
"name": "C15",
"supply": "CAP_VDD_SRAM_CORE",
"capacitance": "1uF",
"layer": "bottom",
"x": -0.8,
"y": 4.800000000000001,
"underPackage": true,
"powerVia": [
0,
4.800000000000001
],
"groundVia": [
-1.6,
4.800000000000001
]
},
{
"name": "C16",
"supply": "CAP_VBB_MPU",
"capacitance": "1uF",
"layer": "bottom",
"x": 0,
"y": 6.4,
"underPackage": true,
"powerVia": [
0.8,
5.6000000000000005
],
"groundVia": [
-0.8,
7.2
]
},
{
"name": "C17",
"supply": "CAP_VDD_SRAM_MPU",
"capacitance": "1uF",
"layer": "bottom",
"x": -0.3,
"y": 3.8,
"underPackage": true,
"powerVia": [
0.8,
4
],
"groundVia": [
-0.8,
4
]
},
{
"name": "C18",
"supply": "VDD_CORE",
"capacitance": "10uF",
"layer": "bottom",
"x": -0.8,
"y": -2.4,
"underPackage": true,
"powerVia": [
-0.8,
-0.8
],
"groundVia": [
0,
-3.2
]
},
{
"name": "C19",
"supply": "VDD_MPU",
"capacitance": "10uF",
"layer": "bottom",
"x": 1.6,
"y": 2.4,
"underPackage": true,
"powerVia": [
1.6,
4
],
"groundVia": [
1.6,
0.8
]
},
{
"name": "C20",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -3.6,
"y": 2.6,
"underPackage": true,
"powerVia": [
-3.2,
3.2
],
"groundVia": [
-4,
3.2
]
},
{
"name": "C21",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -3.2,
"y": 0.8,
"underPackage": true,
"powerVia": [
-2.4,
0.8
],
"groundVia": [
-4,
0.8
]
},
{
"name": "C22",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -3.2,
"y": 0,
"underPackage": true,
"powerVia": [
-2.4,
0
],
"groundVia": [
-4,
0
]
},
{
"name": "C23",
"supply": "VDDS_SRAM_CORE_BG",
"capacitance": "10uF",
"layer": "bottom",
"x": -1.4000000000000001,
"y": 1.4000000000000001,
"underPackage": true,
"powerVia": [
-0.8,
0.8
],
"groundVia": [
-0.8,
1.6
]
},
{
"name": "C24",
"supply": "VDDS_SRAM_MPU_BB",
"capacitance": "10uF",
"layer": "bottom",
"x": 0.4,
"y": 7.4,
"underPackage": false,
"powerVia": [
1.6,
7.2
],
"groundVia": [
-0.8,
7.2
]
},
{
"name": "C25",
"supply": "VDDS",
"capacitance": "10uF",
"layer": "bottom",
"x": -2.2,
"y": 7,
"underPackage": true,
"powerVia": [
-3.2,
7.2
],
"groundVia": [
-0.8,
7.2
]
},
{
"name": "C26",
"supply": "VDDSHV1",
"capacitance": "10uF",
"layer": "bottom",
"x": -2.8000000000000003,
"y": -4.2,
"underPackage": true,
"powerVia": [
-1.6,
-4
],
"groundVia": [
-3.2,
-3.2
]
},
{
"name": "C27",
"supply": "VDDSHV2",
"capacitance": "10uF",
"layer": "bottom",
"x": 0.4,
"y": -4.4,
"underPackage": true,
"powerVia": [
1.6,
-4
],
"groundVia": [
0,
-3.2
]
},
{
"name": "C28",
"supply": "VDDSHV3",
"capacitance": "10uF",
"layer": "bottom",
"x": 2.8000000000000003,
"y": -4.2,
"underPackage": true,
"powerVia": [
1.6,
-4
],
"groundVia": [
4,
-4
]
},
{
"name": "C29",
"supply": "VDDSHV4",
"capacitance": "10uF",
"layer": "bottom",
"x": 1.8,
"y": -0.4,
"underPackage": true,
"powerVia": [
2.4,
-0.8
],
"groundVia": [
1.6,
0.8
]
},
{
"name": "C30",
"supply": "VDDSHV5",
"capacitance": "10uF",
"layer": "bottom",
"x": 3.4000000000000004,
"y": -2.6,
"underPackage": true,
"powerVia": [
2.4,
-2.4
],
"groundVia": [
4,
-1.6
]
},
{
"name": "C31",
"supply": "VDDSHV6",
"capacitance": "10uF",
"layer": "bottom",
"x": -2,
"y": 8,
"underPackage": false,
"powerVia": [
-3.2,
8
],
"groundVia": [
-0.8,
7.2
]
},
{
"name": "C32",
"supply": "VDDS_DDR",
"capacitance": "10uF",
"layer": "bottom",
"x": -4.6000000000000005,
"y": 6.800000000000001,
"underPackage": false,
"powerVia": [
-4.8,
8
],
"groundVia": [
-4,
7.2
]
},
{
"name": "C33",
"supply": "VDDS_DDR",
"capacitance": "10uF",
"layer": "bottom",
"x": -5.6000000000000005,
"y": 7.6000000000000005,
"underPackage": false,
"powerVia": [
-4.8,
8
],
"groundVia": [
-6.4,
7.2
]
},
{
"name": "C34",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -3.2,
"y": -0.8,
"underPackage": true,
"powerVia": [
-2.4,
-0.8
],
"groundVia": [
-4,
-0.8
]
},
{
"name": "C35",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -3.2,
"y": -2.4000000000000004,
"underPackage": true,
"powerVia": [
-2.4,
-2.4
],
"groundVia": [
-4,
-2.4
]
},
{
"name": "C36",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7,
"y": 0,
"underPackage": true,
"powerVia": [
-7.2,
0.8
],
"groundVia": [
-8,
0
]
},
{
"name": "C37",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": 0.6000000000000001,
"y": -1.6,
"underPackage": true,
"powerVia": [
0.8,
-0.8
],
"groundVia": [
0.8,
-2.4
]
},
{
"name": "C38",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -4,
"y": 3.8000000000000003,
"underPackage": true,
"powerVia": [
-3.2,
4
],
"groundVia": [
-4.8,
4
]
},
{
"name": "C39",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7,
"y": 2.4000000000000004,
"underPackage": true,
"powerVia": [
-7.2,
3.2
],
"groundVia": [
-7.2,
1.6
]
},
{
"name": "C40",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7.800000000000001,
"y": 1.6,
"underPackage": false,
"powerVia": [
-8,
2.4
],
"groundVia": [
-8,
0.8
]
},
{
"name": "C41",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7.800000000000001,
"y": 4.2,
"underPackage": false,
"powerVia": [
-8,
5.6
],
"groundVia": [
-8,
3.2
]
},
{
"name": "C42",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7.4,
"y": -3,
"underPackage": false,
"powerVia": [
-7.2,
-2.4
],
"groundVia": [
-8,
-2.4
]
},
{
"name": "C43",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7.4,
"y": -4.6000000000000005,
"underPackage": false,
"powerVia": [
-7.2,
-5.6
],
"groundVia": [
-8,
-5.6
]
},
{
"name": "C44",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -4,
"y": -7,
"underPackage": true,
"powerVia": [
-3.2,
-7.2
],
"groundVia": [
-4.8,
-7.2
]
},
{
"name": "C45",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -6.6000000000000005,
"y": 6.2,
"underPackage": true,
"powerVia": [
-5.6,
5.6
],
"groundVia": [
-7.2,
5.6
]
},
{
"name": "C46",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7.2,
"y": 7,
"underPackage": false,
"powerVia": [
-8,
7.2
],
"groundVia": [
-7.2,
6.4
]
},
{
"name": "C47",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7.2,
"y": 7.800000000000001,
"underPackage": false,
"powerVia": [
-6.4,
8
],
"groundVia": [
-8,
8
]
},
{
"name": "C48",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -1.6,
"y": -7,
"underPackage": true,
"powerVia": [
-0.8,
-7.2
],
"groundVia": [
-2.4,
-7.2
]
},
{
"name": "C49",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -7,
"y": -6.4,
"underPackage": true,
"powerVia": [
-8,
-6.4
],
"groundVia": [
-7.2,
-7.2
]
},
{
"name": "C50",
"supply": "VDDS_DDR",
"capacitance": "100nF",
"layer": "bottom",
"x": -5.6000000000000005,
"y": -7,
"underPackage": true,
"powerVia": [
-6.4,
-7.2
],
"groundVia": [
-5.6,
-8
]
},
{
"name": "C51",
"supply": "VDDA_ADC",
"capacitance": "10nF",
"layer": "bottom",
"x": 0,
"y": 0.8,
"underPackage": true,
"powerVia": [
-0.8,
0.8
],
"groundVia": [
1.6,
0.8
]
},
{
"name": "C52",
"supply": "VDDA1P8V_USB0",
"capacitance": "10nF",
"layer": "bottom",
"x": 4.800000000000001,
"y": -4.6000000000000005,
"underPackage": true,
"powerVia": [
5.6,
-4.8
],
"groundVia": [
4,
-4
]
},
{
"name": "C53",
"supply": "VDDA1P8V_USB1",
"capacitance": "10nF",
"layer": "bottom",
"x": 6.6000000000000005,
"y": -6.2,
"underPackage": true,
"powerVia": [
7.2,
-5.6
],
"groundVia": [
5.6,
-5.6
]
},
{
"name": "C54",
"supply": "VDDS_OSC",
"capacitance": "10nF",
"layer": "bottom",
"x": 0.8,
"y": -7,
"underPackage": true,
"powerVia": [
1.6,
-7.2
],
"groundVia": [
0,
-7.2
]
},
{
"name": "C55",
"supply": "VDDS_PLL_DDR",
"capacitance": "10nF",
"layer": "bottom",
"x": 2.4000000000000004,
"y": 7,
"underPackage": true,
"powerVia": [
1.6,
7.2
],
"groundVia": [
3.2,
7.2
]
},
{
"name": "C56",
"supply": "VDDS_PLL_CORE_LCD",
"capacitance": "10nF",
"layer": "bottom",
"x": 2.4000000000000004,
"y": -7,
"underPackage": true,
"powerVia": [
1.6,
-7.2
],
"groundVia": [
3.2,
-7.2
]
},
{
"name": "C57",
"supply": "VDDS_PLL_MPU",
"capacitance": "10nF",
"layer": "bottom",
"x": 7,
"y": 0.8,
"underPackage": true,
"powerVia": [
7.2,
1.6
],
"groundVia": [
7.2,
0
]
},
{
"name": "C58",
"supply": "VDDS_RTC",
"capacitance": "10nF",
"layer": "bottom",
"x": 2.2,
"y": 7.800000000000001,
"underPackage": false,
"powerVia": [
1.6,
7.2
],
"groundVia": [
3.2,
8
]
},
{
"name": "C59",
"supply": "VDDA3P3V_USB0",
"capacitance": "10nF",
"layer": "bottom",
"x": 7,
"y": -0.8,
"underPackage": true,
"powerVia": [
7.2,
-1.6
],
"groundVia": [
7.2,
0
]
},
{
"name": "C60",
"supply": "VDDA3P3V_USB1",
"capacitance": "10nF",
"layer": "bottom",
"x": 4,
"y": -7,
"underPackage": true,
"powerVia": [
4.8,
-7.2
],
"groundVia": [
3.2,
-7.2
]
},
{
"name": "C61",
"supply": "VDDS",
"capacitance": "10nF",
"layer": "bottom",
"x": 4,
"y": 7,
"underPackage": true,
"powerVia": [
4.8,
7.2
],
"groundVia": [
3.2,
7.2
]
},
{
"name": "C62",
"supply": "VDDS",
"capacitance": "10nF",
"layer": "bottom",
"x": 4.2,
"y": 7.800000000000001,
"underPackage": false,
"powerVia": [
4.8,
7.2
],
"groundVia": [
3.2,
8
]
},
{
"name": "C63",
"supply": "VDDS",
"capacitance": "10nF",
"layer": "bottom",
"x": -0.6000000000000001,
"y": -7.800000000000001,
"underPackage": false,
"powerVia": [
-1.6,
-8
],
"groundVia": [
0,
-7.2
]
},
{
"name": "C64",
"supply": "VDDS",
"capacitance": "10nF",
"layer": "bottom",
"x": 3.2,
"y": -7.800000000000001,
"underPackage": false,
"powerVia": [
4,
-8
],
"groundVia": [
3.2,
-7.2
]
},
{
"name": "C65",
"supply": "VDDS_SRAM_CORE_BG",
"capacitance": "10nF",
"layer": "bottom",
"x": 5.6000000000000005,
"y": 7,
"underPackage": true,
"powerVia": [
4.8,
7.2
],
"groundVia": [
6.4,
7.2
]
},
{
"name": "C66",
"supply": "VDDS_SRAM_MPU_BB",
"capacitance": "10nF",
"layer": "bottom",
"x": 5.800000000000001,
"y": 7.800000000000001,
"underPackage": false,
"powerVia": [
4.8,
8
],
"groundVia": [
6.4,
7.2
]
},
{
"name": "C67",
"supply": "VDDSHV1",
"capacitance": "10nF",
"layer": "bottom",
"x": -3.2,
"y": -7.800000000000001,
"underPackage": false,
"powerVia": [
-2.4,
-8
],
"groundVia": [
-4,
-8
]
},
{
"name": "C68",
"supply": "VDDSHV1",
"capacitance": "10nF",
"layer": "bottom",
"x": 5,
"y": -7.800000000000001,
"underPackage": false,
"powerVia": [
4.8,
-7.2
],
"groundVia": [
5.6,
-7.2
]
},
{
"name": "C69",
"supply": "VDDSHV2",
"capacitance": "10nF",
"layer": "bottom",
"x": 6.4,
"y": -7,
"underPackage": true,
"powerVia": [
7.2,
-7.2
],
"groundVia": [
5.6,
-7.2
]
},
{
"name": "C70",
"supply": "VDDSHV2",
"capacitance": "10nF",
"layer": "bottom",
"x": 7.4,
"y": -2.2,
"underPackage": false,
"powerVia": [
7.2,
-1.6
],
"groundVia": [
8,
-1.6
]
},
{
"name": "C71",
"supply": "VDDSHV3",
"capacitance": "10nF",
"layer": "bottom",
"x": 6.6000000000000005,
"y": -7.800000000000001,
"underPackage": false,
"powerVia": [
7.2,
-7.2
],
"groundVia": [
5.6,
-8
]
},
{
"name": "C72",
"supply": "VDDSHV3",
"capacitance": "10nF",
"layer": "bottom",
"x": 7.800000000000001,
"y": -0.8,
"underPackage": false,
"powerVia": [
8,
0
],
"groundVia": [
8,
-1.6
]
},
{
"name": "C73",
"supply": "VDDSHV4",
"capacitance": "10nF",
"layer": "bottom",
"x": 7.800000000000001,
"y": 0.8,
"underPackage": false,
"powerVia": [
8,
0
],
"groundVia": [
8,
1.6
]
},
{
"name": "C74",
"supply": "VDDSHV4",
"capacitance": "10nF",
"layer": "bottom",
"x": 7.800000000000001,
"y": 2.4000000000000004,
"underPackage": false,
"powerVia": [
8,
3.2
],
"groundVia": [
8,
1.6
]
},
{
"name": "C75",
"supply": "VDDSHV5",
"capacitance": "10nF",
"layer": "bottom",
"x": 7,
"y": 3.2,
"underPackage": true,
"powerVia": [
8,
3.2
],
"groundVia": [
7.2,
2.4
]
},
{
"name": "C76",
"supply": "VDDSHV5",
"capacitance": "10nF",
"layer": "bottom",
"x": 7.800000000000001,
"y": 4,
"underPackage": false,
"powerVia": [
8,
3.2
],
"groundVia": [
8,
4.8
]
},
{
"name": "C77",
"supply": "VDDSHV6",
"capacitance": "10nF",
"layer": "bottom",
"x": 7,
"y": 4.800000000000001,
"underPackage": true,
"powerVia": [
7.2,
5.6
],
"groundVia": [
8,
4.8
]
},
{
"name": "C78",
"supply": "VDDSHV6",
"capacitance": "10nF",
"layer": "bottom",
"x": 6.6000000000000005,
"y": 6.2,
"underPackage": true,
"powerVia": [
7.2,
5.6
],
"groundVia": [
6.4,
7.2
]
},
{
"name": "C79",
"supply": "VDDSHV6",
"capacitance": "10nF",
"layer": "bottom",
"x": 7.800000000000001,
"y": 5.6000000000000005,
"underPackage": false,
"powerVia": [
7.2,
5.6
],
"groundVia": [
8,
4.8
]
},
{
"name": "C80",
"supply": "VDDSHV6",
"capacitance": "10nF",
"layer": "bottom",
"x": 7.2,
"y": 7,
"underPackage": false,
"powerVia": [
8,
7.2
],
"groundVia": [
6.4,
7.2
]
},
{
"name": "C81",
"supply": "VDDSHV6",
"capacitance": "10nF",
"layer": "bottom",
"x": -7.2,
"y": -7.800000000000001,
"underPackage": false,
"powerVia": [
-6.4,
-8
],
"groundVia": [
-8,
-8
]
},
{
"name": "C82",
"supply": "VDDSHV6",
"capacitance": "10nF",
"layer": "bottom",
"x": 1.6,
"y": -7.800000000000001,
"underPackage": false,
"powerVia": [
0.8,
-8
],
"groundVia": [
2.4,
-8
]
}
],
"supplies": [
{
"supply": "VDD_CORE",
"net": "VDD_CORE_1V1",
"smallValue": "10nF",
"smallCount": 8,
"bulk10uF": 1,
"capacitors": [
"C1",
"C2",
"C3",
"C4",
"C5",
"C6",
"C7",
"C8",
"C18"
]
},
{
"supply": "VDD_MPU",
"net": "VDD_MPU_1V26",
"smallValue": "10nF",
"smallCount": 5,
"bulk10uF": 1,
"capacitors": [
"C9",
"C10",
"C11",
"C12",
"C13",
"C19"
]
},
{
"supply": "VDDA_ADC",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C51"
]
},
{
"supply": "VDDA1P8V_USB0",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C52"
]
},
{
"supply": "VDDA1P8V_USB1",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C53"
]
},
{
"supply": "VDDS_OSC",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C54"
]
},
{
"supply": "VDDS_PLL_DDR",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C55"
]
},
{
"supply": "VDDS_PLL_CORE_LCD",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C56"
]
},
{
"supply": "VDDS_PLL_MPU",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C57"
]
},
{
"supply": "VDDS_RTC",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C58"
]
},
{
"supply": "VDDA3P3V_USB0",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C59"
]
},
{
"supply": "VDDA3P3V_USB1",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 0,
"capacitors": [
"C60"
]
},
{
"supply": "VDDS",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 4,
"bulk10uF": 1,
"capacitors": [
"C25",
"C61",
"C62",
"C63",
"C64"
]
},
{
"supply": "VDDS_SRAM_CORE_BG",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 1,
"capacitors": [
"C23",
"C65"
]
},
{
"supply": "VDDS_SRAM_MPU_BB",
"net": "VCC_1V8",
"smallValue": "10nF",
"smallCount": 1,
"bulk10uF": 1,
"capacitors": [
"C24",
"C66"
]
},
{
"supply": "VDDSHV1",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 2,
"bulk10uF": 1,
"capacitors": [
"C26",
"C67",
"C68"
]
},
{
"supply": "VDDSHV2",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 2,
"bulk10uF": 1,
"capacitors": [
"C27",
"C69",
"C70"
]
},
{
"supply": "VDDSHV3",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 2,
"bulk10uF": 1,
"capacitors": [
"C28",
"C71",
"C72"
]
},
{
"supply": "VDDSHV4",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 2,
"bulk10uF": 1,
"capacitors": [
"C29",
"C73",
"C74"
]
},
{
"supply": "VDDSHV5",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 2,
"bulk10uF": 1,
"capacitors": [
"C30",
"C75",
"C76"
]
},
{
"supply": "VDDSHV6",
"net": "VCC_IO_3V3",
"smallValue": "10nF",
"smallCount": 6,
"bulk10uF": 1,
"capacitors": [
"C31",
"C77",
"C78",
"C79",
"C80",
"C81",
"C82"
]
},
{
"supply": "VDDS_DDR",
"net": "VCC_DDR_1V5",
"smallValue": "100nF",
"smallCount": 20,
"bulk10uF": 2,
"capacitors": [
"C20",
"C21",
"C22",
"C32",
"C33",
"C34",
"C35",
"C36",
"C37",
"C38",
"C39",
"C40",
"C41",
"C42",
"C43",
"C44",
"C45",
"C46",
"C47",
"C48",
"C49",
"C50"
]
}
],
"ddrHsSeparateViaPairs": true
}
Related Packages
More from this author0hmX/am62l-lpddr4-cleanThis code defines the hardware connections and routing logic for a DDR memory interface, specifying physical signal mappings between the system-on-chip (SoC) and DDR memory components, including connections for data, address, clock, reset, and power/ground balls.
Similar packageseveibar/adm6-breakoutThis code defines PCB designs featuring a 60-pin fanout or direct routing layout with multiple signal and power layers, test pads, and component footprints for a high-density electronic breakout board.
Discover something newShiboSoftwareDev/mspm0g3507-usb-c-dev-boardThe circuit assembles a USB-C port with integrated ESD protection, power regulation, UART interface, and microcontroller (MSPM0G3507) with supporting components for USB data lines, CC termination, I2C, SPI, reset circuitry, and indicator LEDs.